Borland®

Turbo Assembler®

for OS/2®

Version 4.1
# Table of Contents

## Part 1
**Predefined symbols**

- $ .................................. 2
- @32Bit ................................ 2
- @code ................................ 2
- @CodeSize ......................... 2
- @CPU ................................ 2
- @curseg ................................ 2
- @data ................................ 2
- @DataSize ................................ 2
- ??date ................................ 2
- @fardata ................................ 2
- @fardata? ................................ 2
- @FileName ................................ 2
- ??filename ................................ 3
- @Interface ................................ 3
- @Model ................................ 3
- @Object ................................ 3
- @Stack ................................ 3
- @Startup ................................ 3
- @Table_<objectname> ...................... 3
- @TableAddr_<objectname> .................. 3
- ??time ................................ 3
- ??version ................................ 3
- @WordSize ................................ 3

## Part 2
**Operators**

- Ideal mode operator precedence ........................................... 6
- MASM mode operator precedence ........................................... 6
- Operators ........................................... 7
- ( ) ........................................... 7
- * ........................................... 7
- + (binary) ........................................... 7
- + (unary) ........................................... 7
- - (binary) ........................................... 7
- - (unary) ........................................... 7
- / ........................................... 7
- ? ........................................... 8
- [ ] ........................................... 8
- AND ........................................... 8
- BYTE ........................................... 8
- BYTE PTR ........................................... 8
- CODEPTR ........................................... 8
- DATAPTR ........................................... 8
- DUP ........................................... 8
- DWORD ........................................... 9
- DWORD PTR ........................................... 9
- EQ ........................................... 9
- FAR ........................................... 9
- FAR PTR ........................................... 9
- WORD ........................................... 9
- WORD PTR ........................................... 9
- GE ........................................... 9
- GT ........................................... 9
- HIGH ........................................... 9
- HIGH ........................................... 9
- LARGE ........................................... 10
- LE ........................................... 10
- LENGTH ........................................... 10
- LOW ........................................... 10
- LT ........................................... 10
- MASK ........................................... 10
- MOD ........................................... 10
- NE ........................................... 11
- NEAR ........................................... 11
- NEAR PTR ........................................... 11
- NOT ........................................... 11
- OFFSET ........................................... 11
- OR ........................................... 11
- PROC ........................................... 11
- PROC PTR ........................................... 11
- PTR ........................................... 11
- PWORD ........................................... 12
- PWORD PTR ........................................... 12
- QWORD ........................................... 12
- QWORD PTR ........................................... 12
- SEG ........................................... 12
- SHL ........................................... 12
- SHORT ........................................... 12
- SHR ........................................... 12
- SIZE ........................................... 12
- SMALL ........................................... 13
- SYMTYPE ........................................... 13
- TBYTE ........................................... 13
- TBYTE PTR ........................................... 13
- THIS ........................................... 13
- .TYPE ........................................... 13
- TYPE ........................................... 13
- TYPE ........................................... 13
- UNKNOWN ........................................... 13
<table>
<thead>
<tr>
<th>Macro Operator</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>WIDTH</td>
<td>14</td>
</tr>
<tr>
<td>WORD</td>
<td>14</td>
</tr>
<tr>
<td>WORD PTR</td>
<td>14</td>
</tr>
<tr>
<td>XOR</td>
<td>14</td>
</tr>
<tr>
<td>&amp;</td>
<td>14</td>
</tr>
<tr>
<td>&lt;&gt;</td>
<td>14</td>
</tr>
<tr>
<td>!</td>
<td>14</td>
</tr>
<tr>
<td>%</td>
<td>14</td>
</tr>
<tr>
<td>;</td>
<td>14</td>
</tr>
<tr>
<td>.DATA</td>
<td>20</td>
</tr>
<tr>
<td>.DATA?</td>
<td>20</td>
</tr>
<tr>
<td>DB</td>
<td>21</td>
</tr>
<tr>
<td>DD</td>
<td>21</td>
</tr>
<tr>
<td>%DEPTH</td>
<td>21</td>
</tr>
<tr>
<td>DF</td>
<td>21</td>
</tr>
<tr>
<td>DISPLAY</td>
<td>21</td>
</tr>
<tr>
<td>DOSSEG</td>
<td>21</td>
</tr>
<tr>
<td>.186</td>
<td>16</td>
</tr>
<tr>
<td>.286</td>
<td>16</td>
</tr>
<tr>
<td>.286C</td>
<td>16</td>
</tr>
<tr>
<td>.286P</td>
<td>16</td>
</tr>
<tr>
<td>.287</td>
<td>16</td>
</tr>
<tr>
<td>.386</td>
<td>16</td>
</tr>
<tr>
<td>.386C</td>
<td>16</td>
</tr>
<tr>
<td>.386P</td>
<td>16</td>
</tr>
<tr>
<td>.387</td>
<td>16</td>
</tr>
<tr>
<td>.486</td>
<td>16</td>
</tr>
<tr>
<td>.486C</td>
<td>16</td>
</tr>
<tr>
<td>.486P</td>
<td>16</td>
</tr>
<tr>
<td>.487</td>
<td>17</td>
</tr>
<tr>
<td>.586</td>
<td>17</td>
</tr>
<tr>
<td>.586C</td>
<td>17</td>
</tr>
<tr>
<td>.586P</td>
<td>17</td>
</tr>
<tr>
<td>.587</td>
<td>17</td>
</tr>
<tr>
<td>.8086</td>
<td>17</td>
</tr>
<tr>
<td>.8087</td>
<td>17</td>
</tr>
<tr>
<td>=</td>
<td>17</td>
</tr>
<tr>
<td>ALIGN</td>
<td>17</td>
</tr>
<tr>
<td>.ALPHA</td>
<td>17</td>
</tr>
<tr>
<td>ALIAS</td>
<td>18</td>
</tr>
<tr>
<td>ARG</td>
<td>18</td>
</tr>
<tr>
<td>ASSUME</td>
<td>18</td>
</tr>
<tr>
<td>%BIN</td>
<td>18</td>
</tr>
<tr>
<td>CALL</td>
<td>18</td>
</tr>
<tr>
<td>CATSTR</td>
<td>18</td>
</tr>
<tr>
<td>.CODE</td>
<td>19</td>
</tr>
<tr>
<td>CODESEG</td>
<td>19</td>
</tr>
<tr>
<td>COMM</td>
<td>19</td>
</tr>
<tr>
<td>COMMENT</td>
<td>19</td>
</tr>
<tr>
<td>%COND</td>
<td>19</td>
</tr>
<tr>
<td>.CONST</td>
<td>19</td>
</tr>
<tr>
<td>.CREF</td>
<td>20</td>
</tr>
<tr>
<td>%CREF</td>
<td>20</td>
</tr>
<tr>
<td>%CREFALL</td>
<td>20</td>
</tr>
<tr>
<td>%CREFREF</td>
<td>20</td>
</tr>
<tr>
<td>%CREFUREF</td>
<td>20</td>
</tr>
<tr>
<td>%CTLS</td>
<td>20</td>
</tr>
<tr>
<td>.DATA?</td>
<td>21</td>
</tr>
<tr>
<td>DB</td>
<td>21</td>
</tr>
<tr>
<td>DD</td>
<td>21</td>
</tr>
<tr>
<td>.DATA</td>
<td>21</td>
</tr>
<tr>
<td>DF</td>
<td>21</td>
</tr>
<tr>
<td>DISPLAY</td>
<td>21</td>
</tr>
<tr>
<td>.186</td>
<td>16</td>
</tr>
<tr>
<td>.286</td>
<td>16</td>
</tr>
<tr>
<td>.286C</td>
<td>16</td>
</tr>
<tr>
<td>.286P</td>
<td>16</td>
</tr>
<tr>
<td>.287</td>
<td>16</td>
</tr>
<tr>
<td>.386</td>
<td>16</td>
</tr>
<tr>
<td>.386C</td>
<td>16</td>
</tr>
<tr>
<td>.386P</td>
<td>16</td>
</tr>
<tr>
<td>.387</td>
<td>16</td>
</tr>
<tr>
<td>.486</td>
<td>16</td>
</tr>
<tr>
<td>.486C</td>
<td>16</td>
</tr>
<tr>
<td>.486P</td>
<td>16</td>
</tr>
<tr>
<td>.487</td>
<td>17</td>
</tr>
<tr>
<td>.586</td>
<td>17</td>
</tr>
<tr>
<td>.586C</td>
<td>17</td>
</tr>
<tr>
<td>.586P</td>
<td>17</td>
</tr>
<tr>
<td>.587</td>
<td>17</td>
</tr>
<tr>
<td>.8086</td>
<td>17</td>
</tr>
<tr>
<td>.8087</td>
<td>17</td>
</tr>
<tr>
<td>=</td>
<td>17</td>
</tr>
<tr>
<td>ALIGN</td>
<td>17</td>
</tr>
<tr>
<td>.ALPHA</td>
<td>17</td>
</tr>
<tr>
<td>ALIAS</td>
<td>18</td>
</tr>
<tr>
<td>ARG</td>
<td>18</td>
</tr>
<tr>
<td>ASSUME</td>
<td>18</td>
</tr>
<tr>
<td>%BIN</td>
<td>18</td>
</tr>
<tr>
<td>CALL</td>
<td>18</td>
</tr>
<tr>
<td>CATSTR</td>
<td>18</td>
</tr>
<tr>
<td>.CODE</td>
<td>19</td>
</tr>
<tr>
<td>CODESEG</td>
<td>19</td>
</tr>
<tr>
<td>COMM</td>
<td>19</td>
</tr>
<tr>
<td>COMMENT</td>
<td>19</td>
</tr>
<tr>
<td>%COND</td>
<td>19</td>
</tr>
<tr>
<td>.CONST</td>
<td>19</td>
</tr>
<tr>
<td>Macro</td>
<td>Page</td>
</tr>
<tr>
<td>--------------</td>
<td>------</td>
</tr>
<tr>
<td>.ERRNB</td>
<td>27</td>
</tr>
<tr>
<td>.ERRNDEF</td>
<td>27</td>
</tr>
<tr>
<td>.ERRNZ</td>
<td>27</td>
</tr>
<tr>
<td>EVEN</td>
<td>27</td>
</tr>
<tr>
<td>EVENDATA</td>
<td>28</td>
</tr>
<tr>
<td>.EXIT</td>
<td>28</td>
</tr>
<tr>
<td>EXITCODE</td>
<td>28</td>
</tr>
<tr>
<td>EXTRN</td>
<td>28</td>
</tr>
<tr>
<td>.FARDATA</td>
<td>28</td>
</tr>
<tr>
<td>FARDATA?</td>
<td>29</td>
</tr>
<tr>
<td>FASTIMUL</td>
<td>29</td>
</tr>
<tr>
<td>FLIPFLAG</td>
<td>29</td>
</tr>
<tr>
<td>GETFIELD</td>
<td>29</td>
</tr>
<tr>
<td>GLOBAL</td>
<td>29</td>
</tr>
<tr>
<td>GOTO</td>
<td>29</td>
</tr>
<tr>
<td>GROUP</td>
<td>30</td>
</tr>
<tr>
<td>IDEAL</td>
<td>30</td>
</tr>
<tr>
<td>IF</td>
<td>30</td>
</tr>
<tr>
<td>IF1</td>
<td>30</td>
</tr>
<tr>
<td>IF2</td>
<td>30</td>
</tr>
<tr>
<td>IFB</td>
<td>31</td>
</tr>
<tr>
<td>IFDEF</td>
<td>31</td>
</tr>
<tr>
<td>IFDIF</td>
<td>31</td>
</tr>
<tr>
<td>IFDIFI</td>
<td>31</td>
</tr>
<tr>
<td>IFE</td>
<td>32</td>
</tr>
<tr>
<td>IFIDN</td>
<td>32</td>
</tr>
<tr>
<td>IFIDNI</td>
<td>32</td>
</tr>
<tr>
<td>IFNB</td>
<td>32</td>
</tr>
<tr>
<td>IFNDEF</td>
<td>33</td>
</tr>
<tr>
<td>%INCL</td>
<td>33</td>
</tr>
<tr>
<td>INCLUDE</td>
<td>33</td>
</tr>
<tr>
<td>INCLUDELIB</td>
<td>33</td>
</tr>
<tr>
<td>INSTR</td>
<td>33</td>
</tr>
<tr>
<td>IRP</td>
<td>33</td>
</tr>
<tr>
<td>IRPC</td>
<td>34</td>
</tr>
<tr>
<td>JMP</td>
<td>34</td>
</tr>
<tr>
<td>JUMPS</td>
<td>34</td>
</tr>
<tr>
<td>LABEL</td>
<td>34</td>
</tr>
<tr>
<td>.LALL</td>
<td>34</td>
</tr>
<tr>
<td>LARGESTACK</td>
<td>34</td>
</tr>
<tr>
<td>.LFCOND</td>
<td>34</td>
</tr>
<tr>
<td>%LINUM</td>
<td>35</td>
</tr>
<tr>
<td>%LIST</td>
<td>35</td>
</tr>
<tr>
<td>.LIST</td>
<td>35</td>
</tr>
<tr>
<td>LOCAL</td>
<td>35</td>
</tr>
<tr>
<td>LOCALLS</td>
<td>36</td>
</tr>
<tr>
<td>MACRO</td>
<td>36</td>
</tr>
<tr>
<td>%MACS</td>
<td>36</td>
</tr>
<tr>
<td>MASKFLAG</td>
<td>36</td>
</tr>
<tr>
<td>MASM</td>
<td>36</td>
</tr>
<tr>
<td>MASM51</td>
<td>36</td>
</tr>
<tr>
<td>MODEL</td>
<td>36</td>
</tr>
<tr>
<td>.MODEL</td>
<td>37</td>
</tr>
<tr>
<td>MULTERRS</td>
<td>37</td>
</tr>
<tr>
<td>NAME</td>
<td>37</td>
</tr>
<tr>
<td>%NEWPAGE</td>
<td>37</td>
</tr>
<tr>
<td>%NOCONDS</td>
<td>37</td>
</tr>
<tr>
<td>%NOCREF</td>
<td>37</td>
</tr>
<tr>
<td>%NOCTLS</td>
<td>37</td>
</tr>
<tr>
<td>NOEMUL</td>
<td>37</td>
</tr>
<tr>
<td>NOJUMPS</td>
<td>38</td>
</tr>
<tr>
<td>%NOLIST</td>
<td>38</td>
</tr>
<tr>
<td>NOLOCALS</td>
<td>38</td>
</tr>
<tr>
<td>%NOMACS</td>
<td>38</td>
</tr>
<tr>
<td>NOMASM51</td>
<td>38</td>
</tr>
<tr>
<td>NOSMART</td>
<td>38</td>
</tr>
<tr>
<td>NOWARN</td>
<td>38</td>
</tr>
<tr>
<td>ORG</td>
<td>39</td>
</tr>
<tr>
<td>%OUT</td>
<td>39</td>
</tr>
<tr>
<td>P186</td>
<td>39</td>
</tr>
<tr>
<td>P286</td>
<td>39</td>
</tr>
<tr>
<td>P286N</td>
<td>39</td>
</tr>
<tr>
<td>P286P</td>
<td>39</td>
</tr>
<tr>
<td>P287</td>
<td>39</td>
</tr>
<tr>
<td>P386</td>
<td>39</td>
</tr>
<tr>
<td>P386N</td>
<td>39</td>
</tr>
<tr>
<td>P386P</td>
<td>39</td>
</tr>
<tr>
<td>P387</td>
<td>39</td>
</tr>
<tr>
<td>P486</td>
<td>40</td>
</tr>
<tr>
<td>P486N</td>
<td>40</td>
</tr>
<tr>
<td>P487</td>
<td>40</td>
</tr>
<tr>
<td>P586</td>
<td>40</td>
</tr>
<tr>
<td>P586N</td>
<td>40</td>
</tr>
<tr>
<td>P587</td>
<td>40</td>
</tr>
<tr>
<td>P8086</td>
<td>40</td>
</tr>
<tr>
<td>P8087</td>
<td>40</td>
</tr>
<tr>
<td>%PAGESIZE</td>
<td>40</td>
</tr>
<tr>
<td>%PCNT</td>
<td>41</td>
</tr>
<tr>
<td>PNO87</td>
<td>41</td>
</tr>
<tr>
<td>%POPLCTL</td>
<td>41</td>
</tr>
<tr>
<td>POPSTATE</td>
<td>41</td>
</tr>
<tr>
<td>PROC</td>
<td>41</td>
</tr>
<tr>
<td>PROCDESC</td>
<td>42</td>
</tr>
<tr>
<td>PROCTYPE</td>
<td>42</td>
</tr>
<tr>
<td>PUBLIC</td>
<td>42</td>
</tr>
<tr>
<td>PUBLICDLL</td>
<td>42</td>
</tr>
</tbody>
</table>
PART 4
Processor instructions

Operand-size and address-size attributes
Default segment attribute
Operand-size and address-size instruction prefixes
Address-size attribute for stack
Instruction format
ModR/M and SIB bytes
How to read the instruction set pages
Instruction name
Flags
Opcode
Instruction
Clocks
AAA
AAD
AAM
AAS
ADC
ADD
AND
ARPL
BOUND
BSF
BSR
BSWAP
BT
BTC
BTR
BTS
CALL
CBW
CDQ
CLC
CLD
CLI
CLTS
CMC
CMP
CMPS
CMPSB
CMPSW
CMPSD
CMPXCHG
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>CWD</td>
<td>79</td>
</tr>
<tr>
<td>CWDE</td>
<td>80</td>
</tr>
<tr>
<td>DAA</td>
<td>80</td>
</tr>
<tr>
<td>DAS</td>
<td>80</td>
</tr>
<tr>
<td>DEC</td>
<td>81</td>
</tr>
<tr>
<td>DIV</td>
<td>81</td>
</tr>
<tr>
<td>ENTER</td>
<td>81</td>
</tr>
<tr>
<td>HLT</td>
<td>82</td>
</tr>
<tr>
<td>IDIV</td>
<td>83</td>
</tr>
<tr>
<td>IMUL</td>
<td>83</td>
</tr>
<tr>
<td>IN</td>
<td>84</td>
</tr>
<tr>
<td>INC</td>
<td>85</td>
</tr>
<tr>
<td>INS</td>
<td></td>
</tr>
<tr>
<td>INSB</td>
<td></td>
</tr>
<tr>
<td>INSW</td>
<td></td>
</tr>
<tr>
<td>INSD</td>
<td>85</td>
</tr>
<tr>
<td>INT</td>
<td></td>
</tr>
<tr>
<td>INTO</td>
<td>86</td>
</tr>
<tr>
<td>INVVD</td>
<td>87</td>
</tr>
<tr>
<td>INVLPG</td>
<td>87</td>
</tr>
<tr>
<td>IRET</td>
<td></td>
</tr>
<tr>
<td>IRETD</td>
<td></td>
</tr>
<tr>
<td>IRETW</td>
<td>88</td>
</tr>
<tr>
<td>Jcc</td>
<td>89</td>
</tr>
<tr>
<td>JMP</td>
<td>91</td>
</tr>
<tr>
<td>LAHF</td>
<td>93</td>
</tr>
<tr>
<td>LAR</td>
<td>93</td>
</tr>
<tr>
<td>LEA</td>
<td>93</td>
</tr>
<tr>
<td>LEAVE</td>
<td>94</td>
</tr>
<tr>
<td>LGDT/LIDT</td>
<td>95</td>
</tr>
<tr>
<td>LGS</td>
<td></td>
</tr>
<tr>
<td>LSS</td>
<td></td>
</tr>
<tr>
<td>LFS</td>
<td></td>
</tr>
<tr>
<td>LDS</td>
<td></td>
</tr>
<tr>
<td>LES</td>
<td>95</td>
</tr>
<tr>
<td>LLDT</td>
<td>96</td>
</tr>
<tr>
<td>LMSW</td>
<td>97</td>
</tr>
<tr>
<td>LOCK</td>
<td>97</td>
</tr>
<tr>
<td>LODS</td>
<td></td>
</tr>
<tr>
<td>LODSB</td>
<td></td>
</tr>
<tr>
<td>LODSW</td>
<td></td>
</tr>
<tr>
<td>LODSD</td>
<td>98</td>
</tr>
<tr>
<td>LOOP</td>
<td></td>
</tr>
<tr>
<td>LOOPcond</td>
<td>99</td>
</tr>
<tr>
<td>LSL</td>
<td>99</td>
</tr>
<tr>
<td>LTR</td>
<td>100</td>
</tr>
<tr>
<td>MOV</td>
<td>100</td>
</tr>
<tr>
<td>MOV</td>
<td>101</td>
</tr>
<tr>
<td>MOV$</td>
<td></td>
</tr>
<tr>
<td>MOV$</td>
<td></td>
</tr>
<tr>
<td>MOV$</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**
- MOVSW: 102
- MOVSD: 102
- MOVZX: 103
- MOVZ: 103
- MUL: 103
- NEG: 104
- NOP: 104
- NOT: 104
- OR: 105
- OUT: 105
- OUTS: 106
- OUTSW: 106
- OUTSD: 106
- POP: 107
- POPA: 107
- POPAD: 107
- POPAW: 108
- POPF: 108
- POPFD: 108
- POPFW: 108
- PUSH: 109
- PushA: 109
- PushAD: 109
- PushAW: 110
- PushF: 110
- PushFD: 110
- PushFW: 110
- RCL: 111
- ROL: 111
- ROR: 111
- REP: 112
- REPE: 112
- REPZ: 118
- REPNE: 118
- REPNZ: 118
- RET: 116
- SAHF: 118
- SAL: 118
- SAR: 118
- SHL: 118
- SHR: 118
- SBB: 119
- SCAS: 119
- SCASB: 120
- SCASW: 120
- SCASD: 120
- SETcc: 121
- SGDT: 122
- SIDD: 122
SHLD ...................... 122
SHRD ...................... 123
SLDT ...................... 123
SMSW ........................ 124
STC ........................ 124
STD ........................ 124
STI ........................ 125
STOS
STOSB
STOSW
STOSD
STOS
SUB ........................ 126
TEST ....................... 127
VERR ..................... 127
VERW ........................ 127
WAIT ...................... 128
WBINVD .................... 128
XADD ..................... 130
XCHG ..................... 130
XLAT
XLATB ........................ 131
XOR ........................ 131

PART 5
Coprocessor instructions 133
F2XM1 ..................... 135
FABS ........................ 135
FADD ..................... 135
FADDP ..................... 135
FBLD ..................... 136
FBSTP ..................... 136
FCHS ........................ 136
FCLEX ..................... 136
FNCELEX .................... 136
FCOM ..................... 137
FCOMP ..................... 137
FCOMPP .................... 137
FCOS ........................ 137
FDECSTP .................... 138
FDISI ..................... 138
FNDISI ........................ 138
FDIV ..................... 138
FDIVP ..................... 138
FDIVR ..................... 139
FDIVRP .................... 139
FENI ........................ 139
FNENI ..................... 139
FFREE ..................... 139
FIADD ..................... 140
FICOM ........................ 140
FICOMP ........................ 140
FIDIV ........................ 140
FIDIVR ........................ 141
FILD ........................ 141
FIMUL ........................ 141
FINCSTP .................... 141
FINIT ........................ 142
FNINIT ........................ 142
FIST ..................... 142
FISTP ..................... 142
FISUB ........................ 142
FISUBR ..................... 143
FLD ........................ 143
FLDCW ..................... 143
FLDENV ..................... 143
FLDLDG2 .................... 144
FLDLN2 ..................... 144
FLDL2E ..................... 144
FLDL2T ..................... 144
FLDLPi .................... 145
FLDZ ........................ 145
FLDI ........................ 145
FMUL ........................ 145
FMULP ..................... 146
FMULP ..................... 146
FNOP ..................... 146
FPATAN ..................... 146
FPREM ..................... 146
FPREM1 ..................... 147
FPTAN ..................... 147
FRNDINT ................... 147
FRSTOR ..................... 147
FSAVE ..................... 148
FSAVE ..................... 148
FSCALE ..................... 148
FSETPM ..................... 148
FSIN ..................... 148
FSINCOS ................... 149
FSQRT ..................... 149
FST ........................ 149
FSTCW ..................... 149
FNSTCW ..................... 149
FSTENV ..................... 150
FNSTENV ..................... 150
FSTP ..................... 150
FSTSW ..................... 150
FNSTSW ..................... 150
FSTSW AX .................. 150
FNSTSW AX .................. 150
FSUB ..................... 151
FSUBP ..................... 151
Predefined symbols
All the predefined symbols can be used in both MASM and Ideal mode.

$ Represents the current location counter within the current segment.

@32Bit Numeric equate indicating whether segments in the current model are declared as 16 bit or 32 bit.

@code Alias equate for .CODE segment name.

@CodeSize Numeric equate that indicates code memory model (0=near, 1=far).

@CPU Numeric equate that returns information about current processor directive.

@curseg Alias equate for current segment.

@data Alias equate for near data group name.

@DataSize Numeric equate that indicates the data memory model (0=near, 1=far, 2=huge).

??date String equate for today’s date.

@fardata Alias equate for initialized far data segment name.

@fardata? Alias equate for uninitialized far data segment name.

@FileName Alias equate for current assembly file name.
String equate for current assembly file name.

Numeric equate indicating the language and operating system selected by MODEL.

Numeric equate representing the model currently in effect.

Text macro containing the name of the current object.

Alias equate for stack segment.

Alias equate for stack segment.

Label that marks the beginning of startup code.

Data type containing the object's method table.

Label describing the address of the instance of the object's virtual method table.

String equate for the current time.

Numeric equate for current Turbo Assembler version number.

Numeric equate that indicates 16- or 32-bit segments (2=16-bit, 4=32-bit).
Operators
This part covers the operators Turbo Assembler provides and their precedence. The two tables that follow detail operator precedence for Ideal and MASM modes.

Ideal mode operator precedence

The following table lists the operators in order of priority (highest is first, lowest is last):

- (), [], LENGTH, MASK, OFFSET, SEG, SIZE, WIDTH
- HIGH, LOW
- +, - (unary)
- * , /, MOD, SHL, SHR
- +, - (binary)
- EQ, GE, GT, LE, LT, NE
- NOT
- AND
- OR, XOR
- : (segment override)
- . (structure member selector)
- HIGH (before pointer), LARGE, LOW (before pointer), PTR, SHORT, SMALL, SYMTYPE

MASM mode operator precedence

- <, 0, [], LENGTH, MASK, SIZE, WIDTH
- . (structure member selector)
- HIGH, LOW
- +, - (unary)
- : (segment override)
- OFFSET, PTR, SEG, THIS, TYPE
- * , /, MOD, SHL, SHR
- +, - (binary)
- EQ, GE, GT, LE, LT, NE
- NOT
- AND
- OR, XOR
- LARGE, SHORT, SMALL, .TYPE
Operators

()  Ideal, MASM

(expression)
Marks expression for priority evaluation.

*  Ideal, MASM

expression1 * expression2
Multiplies two integer expressions. Also used with 80386 addressing modes where one expression is a register.

+ (binary)  Ideal, MASM

expression1 + expression2
Adds two expressions.

+ (unary)  Ideal, MASM

+ expression
Indicates that expression is positive.

- (binary)  Ideal, MASM

expression1 - expression2
Subtracts two expressions.

- (unary)  Ideal, MASM

- expression
Changes the sign of expression.

.  Ideal, MASM

memptr.fieldname
Selects a structure member.

/  Ideal, MASM

expression1 / expression2
Divides two integer expressions.
segorgroup : expression
Generates segment or group override.

? Dx ?
Initializes with indeterminate data (where Dx is DB, DD, DF, DP, DQ, DT, or DW).

(expression1 [expression2]
[expression1][expression2]

MASM mode: The [ ] operator can be used to specify addition or register indirect memory operands.
Ideal mode: The [ ] operator specifies a memory reference.

AND
expression1 AND expression2
Performs a bit-by-bit logical AND of two expressions.

BYTE
BYTE expression
Forces address expression to be byte size.

BYTE PTR
BYTE PTR expression
Forces address expression to be byte size.

CODEPTR
CODEPTR expression
Returns the default procedure address size.

DATAPTR
DATAPTR expression
Forces address expression to model-dependent size.

DUP
count DUP (expression [expression]...)
Repeats a data allocation operation count times.
**DWORD**

DWORD expression
Forces address expression to be doubleword size.

**DWORD PTR**

DWORD PTR expression
Forces address expression to be doubleword size.

**EQ**

expression1 EQ expression2
Returns true if expressions are equal.

**FAR**

FAR expression
Forces an address expression to be a far code pointer.

**FAR PTR**

FAR PTR expression
Forces an address expression to be a far code pointer.

**FWORD**

FWORD expression
Forces address expression to be 32-bit far pointer size.

**FWORD PTR**

FWORD PTR expression
Forces address expression to be 32-bit far pointer size.

**GE**

expression1 GE expression2
Returns true if one expression is greater than or equal to the other.

**GT**

expression1 GT expression2
Returns true if one expression is greater than the other.

**HIGH**

HIGH expression
Returns the high part (8 bits or type size) of expression.

*PART 2, Operators*
### HIGH

**type HIGH expression**

Returns the high part (8 bits or type size) of expression.

### LARGE

**LARGE expression**

Sets expression's offset size to 32 bits. In Ideal mode, this operation is legal only if 386 code generation is enabled.

### LE

**expression1 LE expression2**

Returns true if one expression is less than or equal to the other.

### LENGTH

**LENGTH name**

Returns number of data elements allocated as part of name.

### LOW

**LOW expression**

Returns the low part (8 bits or type size) of expression.

### MASK

**MASK recordfieldname**

**MASK record**

Returns a bit mask for a record field or an entire record.

### MOD

**expression1 MOD expression2**

Returns remainder (modulus) from dividing two expressions.
NE

expression1 NE expression2
Returns true if expressions are not equal.

NEAR

NEAR expression
Forces an address expression to be a near code pointer.

NEAR PTR

NEAR PTR expression
Forces an address expression to be a near code pointer.

NOT

NOT expression
Performs a bit-by-bit complement (invert) of expression.

OFFSET

OFFSET expression
Returns the offset of expression within the current segment (or the group that the segment belongs to, if using simplified segmentation directives or Ideal mode).

OR

expression1 OR expression2
Performs a bit-by-bit logical OR of two expressions.

PROC

PROC expression
Forces an address expression to be a near or far code pointer.

PROC PTR

PROC PTR expression
Forces an address expression to be a near or far code pointer.

PTR

type PTR expression
Forces address expression to have type size.
**PWORD**

**PWORD expression**
Forces address expression to be 32-bit far pointer size.

**PWORD PTR**

**PWORD PTR expression**
Forces address expression to be 32-bit far pointer size.

**QWORD**

**QWORD expression**
Forces address expression to be quadword size.

**QWORD PTR**

**QWORD PTR expression**
Forces address expression to be quadword size.

**SEG**

**SEG expression**
Returns the segment address of an expression that references memory.

**SHL**

**expression SHL count**
Shifts the value of **expression** to the left **count** bits. A negative count causes the data to be shifted the opposite way.

**SHORT**

**SHORT expression**
Forces **expression** to be a short code pointer (within -128 to +127 bytes of the current code location).

**SHR**

**expression SHR count**
Shifts the value of **expression** to the right **count** bits. A negative count causes the data to be shifted the opposite way.

**SIZE**

**SIZE name**
Returns size of data item allocated with **name**. In MASM mode, **SIZE** returns the value of **LENGTH name** multiplied by **TYPE name**. In Ideal mode, **SIZE** returns the byte count within **name**'s DUP.
SMALL

SMALL expression
Sets expression’s offset size to 16 bits. In Ideal mode, this operation is legal only if 386 code generation is enabled.

SYMTYPE

SYMTYPE
Returns a byte describing expression.

TBYTE

TBYTE expression
Forces address expression to be 10-byte size.

TBYTE PTR

TBYTE PTR expression
Forces address expression to be 10-byte size.

THIS

THIS type
Creates an operand whose address is the current segment and location counter. type describes the size of the operand and whether it refers to code or data.

.TYPE

.TYPE expression
Returns a byte describing the mode and scope of expression.

TYPE

TYPE name1 name2
Applies the type of an existing variable or structure member to another variable or structure member.

TYPE

TYPE expression
Returns a number indicating the size or type of expression.

UNKNOWN

UNKNOWN expression
Removes type information from address expression.

PART 2, Operators
WIDTH

WIDTH recordfieldname
WIDTH record

Returns the width in bits of a field in a record, or of an entire record.

WORD

WORD expression

Forces address expression to be word size.

WORD PTR

WORD PTR expression

Forces address expression to be word size.

XOR

expression1 XOR expression2

Performs bit-by-bit logical exclusive OR of two expressions.

Unconditional page break inserted for print formatting

The special macro operators

&

&name

Substitutes actual value of macro parameter name.

<>

Treats text literally, regardless of any special characters it might contain.

!

!character

Treats character literally, regardless of any special meaning it might otherwise have.

%

%text

Treats text as an expression, computes its value and replaces text with the result. text may be either a numeric expression or a text equate.

;;

;;comment

Suppresses storage of a comment in a macro definition.
Directives
.186
Enables assembly of 80186 processor instructions.

.286
MASM
Enables assembly of non-privileged (real mode) 80286 processor instructions and 80287 numeric coprocessor instructions.

.286C
MASM
Enables assembly of non-privileged (real mode) 80286 processor instructions and 80287 numeric coprocessor instructions.

.286P
MASM
Enables assembly of all 80286 (including protected mode) processor instructions and 80287 numeric coprocessor instructions.

.287
MASM
Enables assembly of 80287 numeric coprocessor instructions.

.386
MASM
Enables assembly of non-privileged (real mode) 386 processor instructions and 387 numeric coprocessor instructions.

.386C
MASM
Enables assembly of non-privileged (real mode) 386 processor instructions and 387 numeric coprocessor instructions.

.386P
MASM
Enables assembly of all 386 (including protected mode) processor instructions and 387 numeric coprocessor instructions.

.387
MASM
Enables assembly of 387 numeric coprocessor instructions.

.486
MASM
Enables assembly of non-privileged (real mode) instructions for the i486 processor.

.486C
MASM
Enables assembly of non-privileged (real mode) instructions for the i486 processor.

.486P
MASM
Enables assembly of protected mode instructions for the 80486 processor.
.487  
Enables assembly of 487 numeric processor instructions.

.586  
Enables assembly of non-privileged (real mode) instructions for the Pentium processor.

.586C  
Enables assembly of non-privileged (real mode) instructions for the Pentium processor.

.586P  
Enables assembly of protected mode instructions for the Pentium processor.

.587  
Enables assembly of Pentium numeric processor instructions.

.8086  
Enables assembly of 8086 processor instructions only. This is the default processor instruction mode used by Turbo Assembler.

.8087  
Enables assembly of 8087 numeric coprocessor instructions only. This is the default coprocessor instruction mode used by Turbo Assembler.

:  
name:  
Defines a near code label called name.

=  
name = expression  
Defines or redefines a numeric equate.

ALIGN  
ALIGN boundary  
Rounds up the location counter to a power-of-two address boundary (2, 4, 8, ...).

.ALPHA  
Sets alphanumerical segment-ordering. The /a command-line option performs the same function.
ALIAS

ALIAS <alias_name>=<target_name>

Allows the association of an alias name with a particular target name. When the linker encounters an alias name, it resolves the alias by referring to the target name.

NOTE: The syntax for ALIAS is identical in both Ideal and MASM modes.

ARG

ARG argument [argument] ... [=symbol]
[RETURNS argument [argument]]

Sets up arguments on the stack for procedures. Each argument is assigned a positive offset from the BP register, presuming that both the return address of the procedure call and the caller’s BP have been pushed onto the stack already. Each argument has the following syntax (boldface items are literal):

argname [[count1]] [:[debug_size] [type] [:count2]]

The optional debug_size has this syntax:

[type] PTR

ASSUME

ASSUME segmentreg:name [segmentreg:name]...
ASSUME segmentreg:NOTHING
ASSUME NOTHING

Specifies the segment register (segmentreg) that will be used to calculate the effective addresses for all labels and variables defined under a given segment or group name (name). The NOTHING keyword cancels the association between the designated segment register and segment or group name. The ASSUME NOTHING statement removes all associations between segment registers and segment or group names.

%BIN

%BIN size

Sets the width of the object code field in the listing file to size columns.

CALL

CALL<instance_ptr>METHOD<object_name>::
<method_name>[USES<segreg:offreg][<extended_call_parameters>]

Calls a method procedure.

CATSTR

name CATSTR string [string]...

Concatenates several strings to form a single string name.
.CODE

Same as CODESEG. MASM mode only.

CODESEG

CODESEG [name]

Defines the start of a code segment when used with the .MODEL directive. If you have specified the medium or large memory model, you can follow the .CODE (or CODESEG) directive with an optional name that indicates the name of the segment.

COMM

COMM definition [definition]...

Defines a communal variable. Each definition describes a symbol and has the following format (boldface items are literal):

[distance] [language] symbolname [ count1 ] :type [count2]

distance can be either NEAR or FAR and defaults to the size of the default data memory model if not specified. language is either C, PASCAL, BASIC, FORTRAN, PROLOG, or NOLANGUAGE and defines any language-specific conventions to be applied to symbolname. symbolname is the communal symbol (or symbols, separated by commas). If distance is NEAR, the linker uses count1 to calculate the total size of the array. If distance is FAR, the linker uses count2 to indicate how many elements there are of size count1 times the basic element size (determined by type). type can be one of the following: BYTE, WORD, DATAPTR, CODEPTR, DWORD, FWORD, PWORD, QWORD, TBYTE, or a structure name. count2 specifies how many items this communal symbol defines. Both count1 and count2 default to 1.

COMMENT

COMMENT delimiter [text]

[text]

delimiter [text]

Starts a multiline comment. delimiter is the first non-blank character following COMMENT.

%COND

Shows all statements in conditional blocks in the listing. This is the default mode for Turbo Assembler.

.CONST

Same as CONST. MASM mode only.

CONST

Defines the start of the constant data segment.
.CREF

Same as %CREF. MASM mode only.

%CREF

Ideal, MASM

Allows cross-reference information to be accumulated for all symbols en­countered from this point forward in the source file. .CREF reverses the effect of any %XCREF or .XCREF directives that inhibited the information collection.

%CREFALL

Ideal, MASM

Causes all subsequent symbols in the source file to appear in the cross-reference listing. This is the default mode for Turbo Assembler. %CREFALL reverses the effect of any previous %CREFREF or %CREFUREF directives that disabled the listing of unreferenced or referenced symbols.

%CREFREF

Ideal, MASM

Disables listing of unreferenced symbols in cross-reference.

%CREFUREF

Ideal, MASM

Lists only the unreferenced symbols in cross-reference.

%CTLS

Ideal, MASM

Causes listing control directives (such as %LIST, %INCL, and so on) to be placed in the listing file.

.DATA

MASM

Same as DATASEG. MASM mode only.

.DATASEG

Ideal

Defines the start of the initialized data segment in your module. You must first have used the .MODEL directive to specify a memory model. The data segment is put in a group called DGROUP, which also contains the segments defined with the .STACK, .CONST, and .DATA directives.

.DATA?

MASM

Defines the start of the uninitialized data segment in your module. You must first have used the .MODEL directive to specify a memory model. The data segment is put in a group called DGROUP, which also contains the segments defined with the .STACK, .CONST, and .DATA directives.
[name] DB expression [expression]...

Allocates and initializes a byte of storage. name is the symbol you’ll subsequently use to refer to the data. expression can be a constant expression, a question mark, a character string, or a DUPlicated expression.

[DB]

[DD]

[DD]

Allocates and initializes 4 bytes (a doubleword) of storage. name is the symbol you’ll subsequently use to refer to the data. type followed by PTR adds debug information to the symbol being defined, so that Turbo Debugger can display its contents properly. type is one of the following: BYTE, WORD, DATAPTR, CODEPTR, DWORD, FWORD, PWORD, QWORD, TBYTE, SHORT, NEAR, FAR or a structure name. expression can be a constant expression, a 32-bit floating-point number, a question mark, an address expression, or a DUPlicated expression.

%DEPTH

%DEPTH width

Sets size of depth field in listing file to width columns. The default is 1 column.

DF

[DF]

Allocates and initializes 6 bytes (a far 48-bit pointer) of storage. name is the symbol you’ll subsequently use to refer to the data. type followed by PTR adds debug information to the symbol being defined, so that Turbo Debugger can display its contents properly. type is one of the following: BYTE, WORD, DATAPTR, CODEPTR, DWORD, FWORD, PWORD, QWORD, TBYTE, SHORT, NEAR, FAR or a structure name. expression can be a constant expression, a question mark, an address expression, or a DUPlicated expression.

DISPLAY

DISPLAY "text"

Outputs a quoted string (text) to the screen.

DOSSEG

Enables DOS segment-ordering at link time. DOSSEG is included for backward compatibility only.
Ideal, MASM

**DP**

`[name] DP [type PTR] expression [expression]...

Allocates and initializes 6 bytes (a far 48-bit pointer) of storage. name is the symbol you'll subsequently use to refer to the data. type followed by PTR adds debug information to the symbol being defined, so that Turbo Debugger can display its contents properly. type is one of the following: BYTE, WORD, DATAPTR, CODEPTR, DWORD, FWORD, PWORD, QWORD, TBYTE, SHORT, NEAR, FAR or a structure name. expression can be a constant expression, a question mark, an address expression, or a DUPlicated expression.

Ideal, MASM

**DQ**

`[name] DQ expression [expression]...

Allocates and initializes 8 bytes (a quadword) of storage. name is the symbol you'll subsequently use to refer to the data. expression can be a constant expression, a 64-bit floating-point number, a question mark, or a DUPlicated expression.

Ideal, MASM

**DT**

`[name] DT expression [expression]...

Allocates and initializes 10 bytes of storage. name is the symbol you'll subsequently use to refer to the data. expression can be a constant expression, a packed decimal constant expression, a question mark, an 80-bit floating-point number, or a DUPlicated expression.

Ideal, MASM

**DW**

`[name] DW [type PTR] expression [expression]...

Allocates and initializes 2 bytes (a word) of storage. name is the symbol you'll subsequently use to refer to the data. type followed by PTR adds debug information to the symbol being defined, so that Turbo Debugger can display its contents properly. type is one of the following: BYTE, WORD, DATAPTR, CODEPTR, DWORD, FWORD, PWORD, QWORD, TBYTE, SHORT, NEAR, FAR or a structure name. expression can be a constant expression, a question mark, an address expression, or a DUPlicated expression.

Ideal, MASM

**ELSE**

```
ELSE
  IF condition
  statements1
  [ELSE
  statements2]
  ENDFI
```

Starts alternative conditional assembly block. The statements introduced by ELSE (statements2) are assembled if condition evaluates to false.
<table>
<thead>
<tr>
<th><strong>ELSEIF</strong></th>
<th>Ideal, MASM</th>
</tr>
</thead>
<tbody>
<tr>
<td>ELSEIF</td>
<td></td>
</tr>
<tr>
<td>ELSEIF</td>
<td></td>
</tr>
<tr>
<td>IF condition1</td>
<td>statements1</td>
</tr>
<tr>
<td>[ELSEIF condition2</td>
<td>statements2]</td>
</tr>
<tr>
<td>ENDIF</td>
<td></td>
</tr>
</tbody>
</table>

Starts nested conditional assembly block if condition2 is true. Several other forms of ELSEIF are supported: ELSEIF1, ELSEIF2, ELSEIFB, ELSEIFDEF, ELSEIFDIF, ELSEIFE, ELSEIFIDN, ELSEIFIDNI, ELSEIFNB, and ELSEIFNDEF.

<table>
<thead>
<tr>
<th><strong>EMUL</strong></th>
<th>Ideal, MASM</th>
</tr>
</thead>
<tbody>
<tr>
<td>EMUL</td>
<td></td>
</tr>
</tbody>
</table>

Causes all subsequent numeric coprocessor instructions to be generated as emulated instructions, instead of real instructions. When your program is executed, you must have a software floating-point emulation package installed or these instructions will not work properly.

<table>
<thead>
<tr>
<th><strong>END</strong></th>
<th>Ideal, MASM</th>
</tr>
</thead>
<tbody>
<tr>
<td>END</td>
<td>[startaddress]</td>
</tr>
</tbody>
</table>

Marks the end of a source file. startaddress is a symbol or expression that specifies the address in your program where you want execution to begin. Turbo Assembler ignores any text that appears after the END directive.

<table>
<thead>
<tr>
<th><strong>ENDIF</strong></th>
<th>Ideal, MASM</th>
</tr>
</thead>
<tbody>
<tr>
<td>ENDIF</td>
<td></td>
</tr>
<tr>
<td>IF condition</td>
<td>statements</td>
</tr>
<tr>
<td>ENDIF</td>
<td></td>
</tr>
</tbody>
</table>

Marks the end of a conditional assembly block started with one if the IFxxxx directives.

<table>
<thead>
<tr>
<th><strong>ENDM</strong></th>
<th>Ideal, MASM</th>
</tr>
</thead>
<tbody>
<tr>
<td>ENDM</td>
<td></td>
</tr>
</tbody>
</table>

Marks the end of a repeat block or a macro definition.

<table>
<thead>
<tr>
<th><strong>ENDP</strong></th>
<th>Ideal, MASM</th>
</tr>
</thead>
<tbody>
<tr>
<td>ENDP [procname]</td>
<td>[procname] ENDP</td>
</tr>
</tbody>
</table>

Marks the end of a procedure. If proname is supplied, it must match the procedure name specified with the PROC directive that started the procedure definition.

---

**PART 3, Directives**

23
ENDS

Marks end of current segment, structure or union. If you supply the optional name, it must match the name specified with the corresponding SEGMENT, STRUC, or UNION directive.

ENUM

Declares an enumerated data type.

EQU

Defines name to be a string, alias, or numeric equate containing the result of evaluating expression.

.ERR

Forces an error to occur at the line that this directive is encountered on in the source file. The optional string will display as part of the error message.

.ERR1

Forces an error to occur on pass 1 of assembly. The optional string will display as part of the error message.

.ERR2

Forces an error to occur on pass 2 of assembly if multiple-pass mode (controlled by /m command-line option) is enabled. The optional string will display as part of the error message.

.ERRB

Forces an error to occur if argument is blank (empty). The optional string will appear as part of the error message.
### .ERRDEF

**.ERRDEF symbol <string>**
Forces an error to occur if `symbol` is defined. The optional string will appear as part of the error message.

### .ERRDIF

**.ERRDIF argument1,argument2 <string>**
Forces an error to occur if arguments are different. The comparison is case sensitive. The optional string will appear as part of the error message.

### .ERRDIFI

**.ERRDIFI argument1,argument2 <string>**
Forces an error to occur if arguments are different. The comparison is not case sensitive. The optional string will appear as part of the error message.

### .ERRE

**.ERRE expression <string>**
Forces an error to occur if expression is false (0). The optional string will appear as part of the error message.

### .ERRIDN

**.ERRIDN argument1,argument2 <string>**
Forces an error to occur if arguments are identical. The comparison is case sensitive. The optional string will appear as part of the error message.

### .ERRIDNI

**.ERRIDNI argument1,argument2 <string>**
Forces an error to occur if arguments are identical. The comparison is not case sensitive. The optional string will appear as part of the error message.

### ERRIF

**ERRIF expression <string>**
Forces an error to occur if `expression` is true (nonzero). The optional string will appear as part of the error message.
ERRIF1

ERRIF1 <string>
Forces an error to occur on pass 1 of assembly. The optional string will appear as part of the error message.

ERRIF2

ERRIF2 <string>
Forces an error to occur on pass 2 of assembly if multiple-pass mode (controlled by /m command-line option) is enabled. The optional string will appear as part of the error message.

ERRIFB

ERRIFB argument <string>
Forces an error to occur if argument is blank (empty). The optional string will appear as part of the error message.

ERRIFDEF

ERRIFDEF symbol <string>
Forces an error if symbol is defined. The optional string will appear as part of the error message.

ERRIFDIF

ERRIFDIFI argument1,argument2 <string>
Forces an error to occur if arguments are different. The comparison is case sensitive. The optional string will appear as part of the error message.

ERRIFDIFI

ERRIFDIFI argument1,argument2 <string>
Forces an error to occur if arguments are different. The comparison is not case sensitive. The optional string will appear as part of the error message.

ERRIFE

ERRIFE expression <string>
Forces an error if expression is false (0). The optional string will appear as part of the error message.
ERRIFIDN

ERRIFIDN argument1,argument2 <string>
Forces an error to occur if arguments are identical. The comparison is case sensitive. The optional string will appear as part of the error message.

ERRIFIDNI

ERRIFIDNI argument1,argument2 <string>
Forces an error to occur if arguments are identical. The comparison is not case sensitive. The optional string will appear as part of the error message.

ERRIFNB

ERRIFNB argument <string>
Forces an error to occur if argument is not blank. The optional string will appear as part of the error message.

ERRIFNDEF

ERRIFNDEF symbol <string>
Forces an error to occur if symbol is not defined. The optional string will appear as part of the error message.

.ERRNB

.MASM

.ERRNB argument <string>
Forces an error to occur if argument is not blank. The optional string will appear as part of the error message.

.ERRNDEF

.MASM

.ERRNDEF symbol <string>
Forces an error to occur if symbol is not defined. The optional string will appear as part of the error message.

.ERRNZ

.MASM

.ERRNZ expression <string>
Forces an error to occur if expression is true (nonzero). The optional string will appear as part of the error message.

EVEN

Ideal, MASM
Rounds up the location counter to the next even address.
EVEN DATA

Ideal, MASM

Rounds up the location counter to the next even address in a data segment.

.EXIT

MASM

.EXIT [return_value_expr]

Produces termination code. MASM mode only. Equivalent to EXITCODE.

EXITCODE

Ideal, MASM

EXITCODE [return_value_expr]

Produces termination code. You can use it for each desired exit point. return_value_expr is a number to be returned to the operating system. If you don't specify return_value_expr, the value in AX is returned.

EXITM

Ideal, MASM

Terminates macro- or block-repeat expansion and returns control to the next statement following the macro or repeat-block call.

EXTRN

Ideal, MASM

EXTRN definition [definition]...

Indicates that a symbol is defined in another module. definition describes a symbol and has the following format:

[language] name[count1]:type [count2]

language specifies that the naming conventions of C, PASCAL, BASIC, FORTRAN, ASSEMBLER, or PROLOG are to be applied to symbol name. name is the symbol that is defined in another module and can optionally be followed by count1, an array element multiplier that defaults to 1. type must match the type of the symbol where it's defined and must be one of the following: NEAR, FAR, PROC, BYTE, WORD, DWORD, DATAPTR, CODEPTR, FWORD, PWORD, QWORD, TBYTE, ABS, or a structure name. count2 specifies how many items this external symbol defines and defaults to 1 if not specified.

.FARDATA

MASM

Same as FARDATA. MASM mode only.

FARDATA

Ideal

FARDATA [segmentname]

Defines the start of a far initialized data segment. segmentname, if present, overrides the default segment name.
.FAR DATA?

.FAR DATA? [segmentname]
Defines the start of a far uninitialized data segment. segmentname, if present, overrides the default segment name.

FASTIMUL

FASTIMUL <dest_reg>, <source_r/m>, <value>
Generates code that multiplies source register or memory address by value, and puts it into destination register.

FLIPFLAG

See syntax for the XOR processor instruction
Optimized form of XOR that complements bits with shortest possible instruction. Use only if the resulting contents of the flags registers are unimportant.

GETFIELD

GETFIELD <field_name> <destination_reg>, <source_r/m>
Generates code that retrieves the value of a field found in the same source register or memory address, and sets the destination to that value.

GLOBAL

GLOBAL definition [definition]...
Acts as a combination of the EXTRN and PUBLIC directives to define a global symbol. definition describes the symbol and has the following format (boldface items are literal):

[language] name [count1] :type [count2]
language specifies that the naming conventions of C, PASCAL, BASIC, FORTRAN, NOLANGUAGE, or PROLOG are to be applied to symbol name. If name is defined in the current source file, it is made public exactly as if used in a PUBLIC directive. If not, it is declared as an external symbol of type type, as if the EXTRN directive had been used. name can be followed by an optional array count multiplier, count1, which defaults to 1. type must match the type of the symbol in the module where it is defined and must be one of the following: NEAR, FAR, PROC, BYTE, WORD, DATAPTR, CODEPTR, DWORD, FWORD, PWORD, QWORD, TBYTE, ABS, or a structure name. count2 specifies how many items this symbol defines (1 is the default).

GOTO

GOTO tag_symbol
Tells Turbo Assembler to resume execution at the specified macro tag (tag_symbol). GOTO terminates any conditional block that it is found in.
GROUP

GROUP

GROUP groupname segmentname [,segmentname] ...
groupname GROUP segmentname [,segmentname] ...

Associates groupname with one or more segments, so that all labels and variables defined in those segments have their offsets computed relative to the beginning of group groupname. segmentname can be either a segment name defined previously with SEGMENT or an expression starting with SEG. In MASM mode, you must use a group override whenever you access a symbol in a segment that is part of a group. In Ideal mode, Turbo Assembler automatically generates group overrides for such symbols.

IDEAL

Enters Ideal assembly mode. Ideal mode will stay in effect until it is overridden by a MASM or QUIRKS directive.

IF

IF expression
truestatements
[ELSE
falsestatements]
ENDIF

Initiates a conditional block, causing the assembly of truestatements up to the optional ELSE directive, provided that expression is true (nonzero).

IF1

IF1
truestatements
[ELSE
falsestatements]
ENDIF

Initiates a conditional block, causing the assembly of truestatements up to the optional ELSE directive, provided that the current assembly pass is pass one.

IF2

IF2
truestatements
[ELSE
falsestatements]
ENDIF

Initiates a conditional block, causing the assembly of truestatements up to the optional ELSE directive, provided that multiple-pass mode (controlled by the /m command-line option) is enabled and the current assembly pass is pass two.
IFB

IFB argument
truestatements
[ELSE
falsestatements]
ENDIF

Initiates a conditional block, causing the assembly of *truestatements* up to the optional *ELSE* directive, provided that *argument* is blank (empty).

IFDEF

IFDEF symbol
truestatements
[ELSE
falsestatements]
ENDIF

Initiates a conditional block, causing the assembly of *truestatements* up to the optional *ELSE* directive, provided that *symbol* is defined.

IFDIF

IFDIF argument1,argument2
truestatements
[ELSE
falsestatements]
ENDIF

Initiates a conditional block, causing the assembly of *truestatements* up to the optional *ELSE* directive, provided that the arguments are different. The comparison is case sensitive.

IFDIFI

IFDIFI argument1,argument2
truestatements
[ELSE
falsestatements]
ENDIF

Initiates a conditional block, causing the assembly of *truestatements* up to the optional *ELSE* directive, provided that the arguments are different. The comparison is not case sensitive.
IFE

IFE
expression

truestatements

[ELSE
falsestatements]

ENDIF

Initiates a conditional block, causing the assembly of truestatements up to the optional ELSE directive, provided that expression is false.

IFIDN

IFIDN argument1,argument2

truestatements

[ELSE
falsestatements]

ENDIF

Initiates a conditional block, causing the assembly of truestatements up to the optional ELSE directive, provided that the arguments are identical. The comparison is case sensitive.

IFIDNI

IFIDNI argument1,argument2

truestatements

[ELSE
falsestatements]

ENDIF

Initiates a conditional block, causing the assembly of truestatements up to the optional ELSE directive, provided that the arguments are identical. The comparison is not case sensitive.

IFNB

IFNB argument

truestatements

ELSE
falsestatements]

ENDIF

Initiates a conditional block, causing the assembly of truestatements up to the optional ELSE directive, provided that argument is nonblank.
### IFNDEF

**Ideal, MASM**

```plaintext
IFNDEF symbol
truestatements
[ELSE
falsestatements]
ENDIF
```

Initiates a conditional block, causing the assembly of `truesatements` up to the optional **ELSE** directive, provided that `symbol` is not defined.

### %INCL

**Ideal, MASM**

Enables listing of include files. This is the default **INCLUDE** file listing mode.

### INCLUDE

**MASM, Ideal**

**INCLUDE filename** or **INCLUDE "filename"**

Includes source code from file `filename` at the current position in the module being assembled. If no extension is specified, .ASM is assumed.

### INCLUDELIB

**MASM, Ideal**

**INCLUDELIB filename** or **INCLUDELIB "filename"**

Causes the linker to include library `filename` at link time. If no extension is specified, .LIB is assumed.

### INSTR

**Ideal, MASM51**

```plaintext
name INSTR [start,]string1,string2
```

`name` is assigned the position of the first instance of `string2` in `string1`. Searching begins at position `start` (position one if `start` not specified). If `string2` does not appear anywhere within `string1`, `name` is set to zero.

### IRP

**Ideal, MASM**

```plaintext
IRP parameter,arg1[,arg2]...
statements
ENDM
```

Repeats a block of statements with string substitution. `statements` are assembled once for each argument present. The arguments may be any text, such as symbols, strings, numbers, and so on. Each time the block is assembled, the next argument in the list is substituted for any instance of `parameter` in the `statements`.

---

*PART 3, Directives*
IRPC

IRPC

IRPC parameter,string

statements

ENDM

Repeats a block of statements with character substitution. statements are assembled once for each character in string. Each time the block is assembled, the next character in the string is substituted for any instances of parameter in statements.

JMP

JMP<instance_ptr>METHOD{<object_name>:}

<method_name>[USES{segreg:}offsreg]

Functions exactly like CALL..METHOD except that it generates a JMP instead of a CALL and it cleans up the stack if there are LOCAL or USES variables on the stack. Use primarily for tail recursion.

JUMPS

Causes Turbo Assembler to look at the destination address of a conditional jump instruction, and if it is too far away to reach with the short displacement that these instructions use, it generates a conditional jump of the opposite sense around an ordinary jump instruction to the desired target address. This directive has the same effect as using the /JJUMPS command-line option.

LABEL

name LABEL type

LABEL name type

Defines a symbol name to be of type type. name must not have been defined previously in the source file. type must be one of the following: NEAR, FAR, PROC, BYTE, WORD, DATAPTR, CODEPTR, DWORD, FWORD, PWORD, QWORD, TBYTE, or a structure name.

.LALL

Enables listing of macro expansions.

LARGESTACK

Indicates that the stack is 32 bit.

.LFCOND

Shows all statements in conditional blocks in the listing.
%LINUM

Ideal, MASM

%LINUM size
Sets the width of the line-number field in listing file to size columns. The default is four columns.

%LIST

Ideal, MASM

Shows source lines in the listing. This is the default listing mode.

.LIST

MASM

Same as %LIST. MASM mode only.

LOCAL

Ideal, MASM

In macros:
LOCAL symbol [symbol]...

In procedures:
LOCAL element [element]... [=symbol]

Defines local variables for macros and procedures. Within a macro definition, LOCAL defines temporary symbol names that are replaced by new unique symbol names each time the macro is expanded. LOCAL must appear before any other statements in the macro definition.

Within a procedure, LOCAL defines names that access stack locations as negative offsets relative to the BP register. If you end the argument list with an equal sign (=) and a symbol, that symbol will be equated to the total size of the local symbol block in bytes. Each element has the following syntax (boldface brackets are literal):

    symname [[count1]] [:[debug_size] [:type] [:count2]]

type is the data type of the argument. It can be one of the following: BYTE, WORD, DATAPTR, CODEPTR, DWORD, FWORD, PWORD, QWORD, TBYTE, NEAR, FAR, PROC, or a structure name. If you don’t specify a type, WORD size is assumed.

count2 specifies how many items of type the symbol defines. The default for count2 is 1 if it is not specified.

count1 is an array element size multiplier. The total space allocated for the symbol is count2 times the length specified by the type field times count1. The default for count1 is 1 if it is not specified.

The optional debug_size has this syntax:

    [type] PTR
LOCALS

LOCALS [prefix]
Enables local symbols, whose names will begin with two at-signs (@@) or the two-character prefix if it is specified. Local symbols are automatically enabled in Ideal mode.

MACRO

MACRO name [parameter [parameter]...]
name MACRO [parameter [parameter]...]
Defines a macro to be expanded later when name is encountered. parameter is a placeholder that you use in the the body of the macro definition wherever you want to substitute one of the actual arguments the macro is called with.

%MACS

Enables listing of macro expansions.

MASKFLAG

See the syntax for the AND processor instruction
Optimized form of AND that clears bits with the shortest possible instruction. Use only if the resulting contents of the flags registers are unimportant.

MASM

Enters MASM assembly mode. This is the default assembly mode for Turbo Assembler.

MASM51

Enables assembly of some MASM 5.1 enhancements.

MODEL

MODEL [model modifier] memomodel [module name]
[,language modifier] language ] [model modifier]
Sets the memory model for simplified segmentation directives. model modifier can come before memomodel or at the end of the statement and must be either NEARSTACK or FARSTACK if present. memomodel is TINY, SMALL, MEDIUM, COMPACT, LARGE, HUGE or TCHUGE. module name is used in the large models to declare the name of the code segment. language modifier is WINDOWS, ODDNEAR, ODDFAR, or NORMAL and specifies generation of MSWindows procedure entry and exit code. language specifies which language you will be calling from to access the procedures in this module: C, PASCAL, BASIC, FORTRAN,
PROLOG, or NOLANGUAGE. Turbo Assembler automatically generates the appropriate procedure entry and exit code when you use the PROC and ENDP directives. Language also tells Turbo Assembler which naming conventions to use for public and external symbols, and in what order procedure arguments were pushed onto the stack by the calling module. Also, the appropriate form of the RET instruction is generated to remove the arguments from the stack before returning if required.

.MODEL

Same as MODEL. MASM mode only.

MULTERRS

Ideal, MASM

Allows multiple errors to be reported on a single source line.

NAME

Ideal, MASM

NAME modulename

Sets the object file’s module name. This directive has no effect in MASM mode; it only works in Ideal mode.

%NEWPAGE

Ideal, MASM

Starts a new page in the listing file.

%NOCONDS

Ideal, MASM

Disables the placement of statements in conditional blocks in the listing file.

%NOCREF

Ideal, MASM

%NOCREF [symbol, ... ]

Disables cross-reference listing (CREF) information accumulation. If you supply one or more symbol names, cross-referencing is disabled only for those symbols.

%NOCTLS

Ideal, MASM

Disables placement of listing-control directives in the listing file. This is the default listing-control mode for Turbo Assembler.

NOEMUL

Ideal, MASM

Causes all subsequent numeric coprocessor instructions to be generated as real instructions, instead of emulated instructions. When your program is executed, you must have an 80x87 coprocessor installed or these instructions will not work properly. This is the default floating-point assembly mode for Turbo Assembler.
<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>%NOINCL</td>
<td>Disables listing of source lines from INCLUDE files.</td>
</tr>
<tr>
<td>NOJUMPS</td>
<td>Disables stretching of conditional jumps enabled with JUMPS. This is the</td>
</tr>
<tr>
<td></td>
<td>default mode for Turbo Assembler.</td>
</tr>
<tr>
<td>%NOLIST</td>
<td>Disables output to the listing file.</td>
</tr>
<tr>
<td>NOLOCALS</td>
<td>Disables local symbols enabled with LOCALS. This is the default for Turbo</td>
</tr>
<tr>
<td></td>
<td>Assembler’s MASM mode.</td>
</tr>
<tr>
<td>%NOMACS</td>
<td>Lists only macro expansions that generate code. This is the default macro</td>
</tr>
<tr>
<td></td>
<td>listing mode for Turbo Assembler.</td>
</tr>
<tr>
<td>NOMASM51</td>
<td>Disables assembly of certain MASM 5.1 enhancements enabled with MASM51.</td>
</tr>
<tr>
<td></td>
<td>This is the default mode for Turbo Assembler.</td>
</tr>
<tr>
<td>NOMULTERRS</td>
<td>Allows only a single error to be reported on a source line. This is the</td>
</tr>
<tr>
<td></td>
<td>default error-reporting mode for Turbo Assembler.</td>
</tr>
<tr>
<td>NOSMART</td>
<td>Disables code optimizations that generate different code than MASM.</td>
</tr>
<tr>
<td>%NOSYMS</td>
<td>Disables placement of the symbol table in the listing file.</td>
</tr>
<tr>
<td>%NOTRUNC</td>
<td>Prevents truncation of fields whose contents are longer than the correspon-</td>
</tr>
<tr>
<td></td>
<td>ding field widths in the listing file.</td>
</tr>
<tr>
<td>NOWARN</td>
<td>Disables warning messages with warning identifier warnclass, or all warn-</td>
</tr>
<tr>
<td></td>
<td>ing messages if warnclass is not specified.</td>
</tr>
</tbody>
</table>

Turbo Assembler Quick Reference Guide
### ORG

**ORG** Ideal, MASM

Sets the location counter in the current segment to the address specified by *expression*.

### %OUT

**%OUT** MASM

**%OUT** *text*  
Displays *text* on screen.

### P186

**P186** Ideal, MASM

 Enables assembly of 80186 processor instructions.

### P286

**P286** Ideal, MASM

 Enables assembly of all 80286 (including protected mode) processor instructions and 80287 numeric coprocessor instructions.

### P286N

**P286N** Ideal, MASM

 Enables assembly of non-privileged (real mode) 80286 processor instructions and 80287 numeric coprocessor instructions.

### P286P

**P286P** Ideal, MASM

 Enables assembly of all 80286 (including protected mode) processor instructions and 80287 numeric coprocessor instructions.

### P287

**P287** Ideal, MASM

 Enables assembly of 80287 numeric coprocessor instructions.

### P386

**P386** Ideal, MASM

 Enables assembly of all 386 (including protected mode) processor instructions and 387 numeric coprocessor instructions.

### P386N

**P386N** Ideal, MASM

 Enables assembly of non-privileged (real mode) 386 processor instructions and 387 numeric coprocessor instructions.

### P386P

**P386P** Ideal, MASM

 Enables assembly of all 386 (including protected mode) processor instructions and 387 numeric coprocessor instructions.

### P387

**P387** Ideal, MASM

 Enables assembly of 387 numeric coprocessor instructions.

---

*PART 3, Directives*
<table>
<thead>
<tr>
<th>Processor</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>P486</td>
<td>Enables assembly of all i486 (including protected mode) processor instructions.</td>
</tr>
<tr>
<td>P486N</td>
<td>Enables assembly of non-privileged (real mode) i486 processor instructions.</td>
</tr>
<tr>
<td>P487</td>
<td>Enables assembly of 487 numeric processor instructions.</td>
</tr>
<tr>
<td>P586</td>
<td>Enables assembly of all Pentium (including protected mode) processor instructions.</td>
</tr>
<tr>
<td>P586N</td>
<td>Enables assembly of non-privileged (real mode) Pentium processor instructions.</td>
</tr>
<tr>
<td>P587</td>
<td>Enables assembly of Pentium numeric processor instructions.</td>
</tr>
<tr>
<td>P8086</td>
<td>Enables assembly of 8086 processor instructions only. This is the default processor instruction mode for Turbo Assembler.</td>
</tr>
<tr>
<td>P8087</td>
<td>Enables assembly of 8087 numeric coprocessor instructions only. This is the default coprocessor instruction mode for Turbo Assembler.</td>
</tr>
</tbody>
</table>

**PAGE, MASM**

Sets the listing page height and width, starts new pages. `rows` specifies the number of lines that will appear on each listing page (10..255). `cols` specifies the number of columns wide the page will be (59..255). Omitting `rows` or `cols` leaves the current setting unchanged. If you follow `PAGE` with a plus sign (+), a new page starts, the section number is incremented, and the page number restarts at 1. `PAGE` with no arguments forces the listing to resume on a new page, with no change in section number.
%PCNT width
Sets segment:offset field width in listing file to width columns. The default is 4 for 16-bit segments and 8 for 32-bit segments.

PNO87
Prevents the assembling of numeric coprocessor instructions (real or emulated).

%POPLCTL
Resets the listing controls to the way they were when the last %PUSHLCTL directive was issued.

POSTATE
Returns to last saved state from Turbo Assembler’s internal state stack.

PROC
For VERSION T310 or earlier:
PROC [language modifier] [language] name [distance]
  [USES items,] [argument [argument]...]
  [RETURNS argument [argument]...]
For VERSION T320 or later:
PROC name [language modifier] [language] [distance]
  [USES items,] [argument [argument]...]
  [RETURNS argument [argument]...]
name PROC [language modifier] [language] [distance]
  [USES items,] [argument [argument]...]
  [RETURNS argument [argument]...]
Defines the start of procedure name. language modifier is either WINDOWS or NOWINDOWS, to specify generation of MSWindows entry/exit code. language specifies which language you will be calling from to access this procedure: C, PASCAL, BASIC, FORTRAN, NOLANGUAGE, or PROLOG. This determines symbol naming conventions, the order of any arguments on the stack, and whether the arguments will be left on the stack when the procedure returns. distance is NEAR or FAR and determines the type of RET instruction that will be assembled at the end of the procedure. items is a list of registers and/or single-token data items to be pushed on entry and popped on exit from the procedure. argument describes an argument the procedure is called with. Each argument has the following syntax:

argname[[count1]] [[distance] [PTR] type] [:count2]
argname is the name you’ll use to refer to this argument throughout the procedure. distance is NEAR or FAR to indicate that the argument is a pointer of the indicated size. type is the data type of the argument and can be BYTE, WORD, DWORD, FWORD, PWORD, QWORD, TBYTE,
or a structure name. **WORD** is assumed if none is specified. *count1* and *count2* are the number of elements of type. PTR tells Turbo Assembler to emit debug information to let Turbo Debugger know that the argument is a pointer to a data item. Using PTR without distance causes the pointer size to be based on the current memory model and segment address size. **RETURNS** introduces one or more arguments that won’t be popped from the stack when the procedure returns.

---

**PROCDESC**

```
Ideal, MASM

PROCDESC name [language] [language modifier] [distance]
   [arguments]
name PROCDESC [[language_modifier] language] [distance]
   [arguments]
```

Declares a procedure prototype, which lets Turbo Assembler check the types and number of parameters to procedure calls and declarations, and specifies language and distance. Also serves to PUBLIC or EXTRN the procedure name.

---

**PROCTYPE**

```
Ideal, MASM

PROCTYPE name [procedure_description]
name PROCTYPE [procedure_description]
```

```
procedure_description has the following syntax:
   [[][language_modifier]language][distance][argument_list]
argument_list has the following syntax:
   [argument,argument]...
where each argument has the following syntax:
   [argname][[count1_expressions]]:complex_type:[count2_expression]
```

Declares a procedure type. Describes a procedure but does not create a prototype for it. Can be used in place of the language specifier in a call to allow argument type checking during compilation.

---

**PUBLIC**

```
Ideal, MASM

PUBLIC [language] symbol [, [language] symbol]...
```

Declares symbol to be accessible from other modules. If language is specified (C, PASCAL, BASIC, FORTRAN, ASSEMBLER, or PROLOG), symbol is made public after having the naming conventions of the specified language applied to it.

---

**PUBLICDLL**

```
Ideal, MASM

PUBLICDLL [language] symbol [, [language] symbol]...
```

Declares symbols to be accessible as dynamic link entry points from other modules. symbol (a PROC or program label, data variable name, or numeric constant defined with EQU) becomes accessible to other programs under Windows. If language is specified (C, PASCAL, BASIC, FORTRAN, PROLOG, or NOLANGUAGE), symbol is made public after having the naming conventions of the specified language applied to it.
**PURGE**

Purge macro `macroname [,macroname]...

Removes macro definition `macroname`.

**%PUSHLCTL**

Ideal, MASM

Saves current listing controls on a 16-level stack.

**PUSHSTATE**

Ideal, MASM

Saves current operating state on an internal stack that is 16 levels deep.

**QUIRKS**

Ideal, MASM

Allows you to assemble a source file that makes use of one of the true MASM bugs.

**.RADIX**

MASM

Same as `RADIX`. MASM mode only.

**RADIX**

Ideal, MASM

Sets the default radix for integer constants in expressions to 2, 8, 10, or 16.

**RECORD**

MASM, Ideal

```
name RECORD field [field]...
RECORD name field [field]...
```

Defines record `name` that contains bit fields. Each `field` describes a group of bits in the record and has the following format (boldface items are literal):

```
fieldname:width[=expression]
```

`fieldname` is the name of a field in the record. `width` (1..16) specifies the number of bits in the field. If the total number of bits in all fields is 8 or less, the record will occupy 1 byte; 9..16 bits will occupy 2 bytes; otherwise, it will occupy 4 bytes. `expression` provides a default value for the field.

**REPT**

Ideal, MASM

```
REPT expression
  statements
ENDM
```

Repeats a block of statements `expression` times.

---

**PART 3, Directives**

43
**RETCODE**

Generates either a near return (2-byte displacement) or a far return (4-byte displacement) depending on the size of the memory model declared in the .MODULE directive. A tiny, small, or compact memory model results in a near return, while a medium, large, or huge memory model results in a far return. See the RET processor instruction in Part 4 for more information.

**RETF**

Generates a far return (4-byte displacement) from a procedure. See the RET processor instruction in Part 4 for more information.

**RETN**

Generates a near return (2-byte displacement) from a procedure. See the RET processor instruction in Part 4 for more information.

**.SALL**

Suppresses the listing of all statements in macro expansions.

**SEGMENT**

Defines segment name with full attribute control. If you have already defined a segment with the same name, this segment is treated as a continuation of the previous one. align specifies the type of memory boundary where the segment must start: BYTE, WORD, DWORD, PARA (default), or PAGE. combine specifies how segments from different modules but with the same name will be combined at link time: AT expression (locates segment at absolute paragraph address expression), COMMON (locates this segment and all other segments with the same name at the same address), MEMORY (concatenates all segments with the same name to form a single contiguous segment), PRIVATE (does not combine this segment with any other segments; this is the default used if none specified), PUBLIC (same as MEMORY above), STACK (concatenates all segments with the same name to form a single contiguous segment, then initializes SS to the beginning of the segment and SP to the length of the segment) or VIRTUAL (defines a special kind of segment that will be treated as a common area and attached to another segment at link time). use specifies the default word size for the segment if 386 code generation is enabled, and can be either USE16 or USE32. class controls the ordering of segments at link time: segments with the same class name are loaded into memory together, regardless of the order in which they appear in the source file.
.SEQ

Sets sequential segment-ordering. This is the default ordering mode for Turbo Assembler. .SEQ has the same function as the /s command-line option.

SETFIELD

SETFIELD<field_name><destination_r/m>,<source_reg>
Generates code that sets a value in a record field. Sets the field in the destination register or memory address with the contents of a source register.

SETFLAG

see the syntax for the OR processor instruction
Optimized form of OR that sets bits with shortest possible instruction. Use only if the resulting contents of the flags register is unimportant.

.SFCOND

Prevents statements in false conditional blocks from appearing in the listing file.

SIZESTR

name SIZESTR string
Assigns the number of characters in string to name. A null string has a length of zero.

SMALLSTACK

Indicates that the stack is 16 bit.

SMART

Enables all code optimizations.

.STACK

Same as STACK. MASM mode only.

STACK

STACK [size]
Defines the start of the stack segment, allocating size bytes. 1024 bytes are allocated if size is not specified.

.STARTUP

Provides initialization code. MASM mode only. Equivalent to STARTUP-CODE.

PART 3, Directives
### STARTUPCODE

Ideal, MASM

Provides initialization code and marks the beginning of the program.

### STRUC

Ideal, MASM

```mlist
[nname] STRUC[<modifiers>]|(<parent_name>|METHOD<method_list>)]
<structure_data>
ENDS [nname]
```

*parent_name* is the name of the parent object's data structure. *method_list* is like that of `TABLE`. *structure_data* is any (additional) data present in an instance of the object. *modifiers* can be GLOBAL, NEAR, or FAR.

### SUBSTR

Ideal, MASM51

```mlist
name SUBSTR string,position[,size]
```

Defines a new string *name* consisting of characters from *string* starting at *position*, with a length of *size*. All the remaining characters in *string*, starting from *position*, are assigned to *name* if *size* is not specified.

### SUBTTL

MASM

Same as `%SUBTTL`. MASM mode only.

### %SUBTTL

Ideal, MASM

```mlist
%SUBTTL "text"
```

Sets subtitle in listing file to *text*.

### %SYMS

Ideal, MASM

Enables symbol table placement in listing file. This is the default symbol listing mode for Turbo Assembler.

### TABLE

Ideal, MASM

```mlist
TABLE name [table_member [,table_member...]]
```

Constructs a table structure used to contain method pointers for objects.

### %TABSIZE

Ideal, MASM

```mlist
%TABSIZE width
```

Sets the number of columns between tabs in the listing file to *width*. The default is 8 columns.

### TBLINIT

Ideal, MASM

Initializes pointer in an object to the virtual method table.
TBLINST

TBLINST

Ideal, MASM

Creates an instance of the virtual table for the current object and defines @TableAddr_<object>. Must be used after every object definition that includes virtual methods, so that the virtual table is allocated. You should use this directive in only one module of your program.

TBLPTR

TBLPTR

Ideal, MASM

Places a virtual table pointer within the object data. Defines a structure member of the name @Mptr_<object>. This can only be used inside an object definition.

TESTFLAG

Ideal, MASM

See the syntax for the TEST processor instruction

Optimized form of TEST that tests bits with the shortest possible instruction.

%TEXT

Ideal, MASM

%TEXT width

Sets width of source field in listing file to width columns.

.TFCOND

MASM

Toggles conditional block-listing mode.

TITLE

MASM

Same as %TITLE. MASM mode only.

%TITLE

Ideal, MASM

%TITLE "text"

Sets title in listing file to text.

%TRUNC

Ideal, MASM

Truncates listing fields that are too long.

TYPEDEF

Ideal, MASM

TYPEDEF type_name complex_type

type_name TYPEDEF complex_type

Defines named types.
UDATASEG

Defines the start of an uninitialized data segment.

UFARDATA

Defines the start of an uninitialized far data segment.

UNION

Defines a union called name. A union is just like a STRUC except that all its members have an offset of zero from the start of the union. This results in a set of fields that are overlayed, allowing you to refer to the memory area defined by the union with different names and different data sizes. The length of a union is the length of its largest member, not the sum of the lengths of its members as in a STRUC. fields define the fields that comprise the union. Each field uses the normal data allocation directives (DB, DW, and so on) to define its size.

USES

Indicates which registers or single-token data items you want to have pushed at the beginning of the enclosing procedure and which ones you want popped just before the procedure returns. You must use this directive before the first instruction that actually generates code in your procedure.

VERSION

Places Turbo Assembler in the equivalent operating mode for the specified version.

WARN

Enables the type of warning message specified with warnclass, or all warnings if warnclass is not specified. warnclass may be one of: ALN, ASS, BRK, ICG, LCO, OPI, OPP, OPS, OVF, PDC, PRO, PQK, RES, or TPI.
WHILE

WHILE while_expression
    macro body
ENDM

Repeats a macro body until while_expression evaluates to 0 (false).

.XALL

Causes only macro expansions that generate code or data to be listed.

.XCREF

Disables cross-reference listing (CREF) information accumulation.

.XLIST

Disables subsequent output to listing file.
Processor instructions
This part presents instructions for the x86 in alphabetical order. For each instruction, the forms are given for each operand combination, including object code produced, operands required, execution time, and a description. For each instruction, there is an operational description and a summary of exceptions generated.

**Operand-size and address-size attributes**

When executing an instruction, the x86 can address memory using either 16- or 32-bit addresses. Consequently, each instruction that uses memory addresses has associated with it an address-size attribute of either 16 or 32 bits. Sixteen-bit addresses imply both the use of a 16-bit displacement in the instruction and the generation of a 16-bit address offset (segment relative address) as the result of the effective address calculation. Thirty-two-bit addresses imply the use of a 32-bit displacement and the generation of a 32-bit address offset. Similarly, an instruction that accesses words (16 bits) or doublewords (32 bits) has an operand-size attribute of either 16 or 32 bits.

The attributes are determined by a combination of defaults, instruction prefixes, and (for programs executing in protected mode) size-specification bits in segment descriptors.

**Default segment attribute**

For programs executed in protected mode, the D-bit in executable-segment descriptors determines the default attribute for both address size and operand size. These default attributes apply to the execution of all instructions in the segment. A value of zero in the D-bit sets the default address size and operand size to 16 bits; a value of one, to 32 bits.

Programs that execute in real mode or virtual-8086 mode have 16-bit addresses and operands by default.

**Operand-size and address-size instruction prefixes**

The internal encoding of an instruction can include two byte-long prefixes: the address-size prefix, 67H, and the operand-size prefix, 66H. (A later section, "Instruction format," shows the position of the prefixes in an instruction’s encoding.) These prefixes override the default segment attributes for the instruction that follows. Table 4.1 shows the effect of each possible combination of defaults and overrides.
Table 4.1  Effective size attributes

<table>
<thead>
<tr>
<th>Segment default D= ...</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operand-size prefix 66h</td>
<td>N</td>
<td>N</td>
<td>Y</td>
<td>Y</td>
<td>N</td>
<td>N</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>Address-size prefix 67h</td>
<td>N</td>
<td>Y</td>
<td>N</td>
<td>Y</td>
<td>N</td>
<td>Y</td>
<td>N</td>
<td>Y</td>
</tr>
<tr>
<td>Effective operand size</td>
<td>16</td>
<td>16</td>
<td>32</td>
<td>32</td>
<td>32</td>
<td>32</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>Effective address size</td>
<td>16</td>
<td>32</td>
<td>16</td>
<td>32</td>
<td>32</td>
<td>16</td>
<td>32</td>
<td>16</td>
</tr>
</tbody>
</table>

Y = Yes, this instruction prefix is present.
N = No, this instruction prefix is not present.

Address-size attribute for stack

Instructions that use the stack implicitly (for example, POP EAX) also have a stack address-size attribute of either 16 or 32 bits. Instructions with a stack address-size attribute of 16 use the 16-bit SP stack pointer register; instructions with a stack address-size attribute of 32 bits use the 32-bit ESP register to form the address of the top of the stack.

The stack address-size attribute is controlled by the B-bit of the data-segment descriptor in the SS register. A value of zero in the B-bit selects a stack address-size attribute of 16; a value of one selects a stack address-size attribute of 32.

Instruction format

All instruction encodings are subsets of the general instruction format shown in Figure 4.1. Instructions consist of optional instruction prefixes, one or two primary opcode bytes, possibly an address specifier consisting of the ModR/M byte and the SIB (scale index base) byte, a displacement, if required, and an immediate data field, if required.

Smaller encoding fields can be defined within the primary opcode or opcodes. These fields define the direction of the operation, the size of the displacements, the register encoding, or sign extension; encoding fields vary depending on the class of operation.

Most instructions that can refer to a operand in memory have an addressing form byte following the primary opcode byte(s). This byte, called the ModR/M byte, specifies the address form to be used. Certain encodings of the ModR/M byte indicate a second addressing byte, the SIB byte, which follows the ModR/M byte and is required to fully specify the addressing form.
Addressing forms can include a displacement immediately following either the ModR/M or SIB byte. If a displacement is present, it can be 8, 16, or 32 bits.

If the instruction specifies an immediate operand, the immediate operand always follows any displacement bytes. The immediate operand, if specified, is always the last field of the instruction.

- The following are the allowable instruction prefix codes:
  - F3h: REP prefix (used only with string instructions)
  - F3h: REPE/REPZ prefix (used only with string instructions)
  - F2h: REPNE/REPNZ prefix (used only with string instructions)
  - F0h: LOCK prefix

The following are the segment override prefixes:
- 2Eh: CS segment override prefix
- 36h: SS segment override prefix
- 3Eh: DS segment override prefix
- 26h: ES segment override prefix
- 64h: FS segment override prefix (386 processors and greater)
- 65h: GS segment override prefix (386 processors and greater)
- 66h: Operand-size override
- 67h: Address-size operand
ModR/M and SIB bytes

The ModR/M and SIB bytes follow the opcode byte(s) in many of the x86 instructions. They contain the following information: the indexing type or register number to be used in the instruction; the register to be used, or more information to select the instruction; and the base, index, and scale information.

The ModR/M byte contains three fields of information:

- The **mod** field, which occupies the two most significant bits of the byte, combines with the \( r/m \) field to form 32 possible values: 8 registers and 24 indexing modes.
- The **reg** field, which occupies the next three bits following the mod field, specifies either a register number or three more bits of opcode information. The meaning of the reg field is determined by the first (opcode) byte of the instruction.
- The \( r/m \) field, which occupies the three least-significant bits of the byte, can specify a register as the location of an operand, or can form part of the addressing-mode encoding in combination with the mod field as described earlier.

The based indexed and scaled indexed forms of 32-bit addressing require the SIB byte. The presence of the SIB byte is indicated by certain encodings of the ModR/M byte. The SIB byte then includes the following fields:

- The **ss** field, which occupies the 2 most-significant bits of the byte, specifies the scale factor.
- The **index** field, which occupies the next 3 bits following the ss field specifies the register number of the index register.
- The **base** field, which occupies the 3 least-significant bits of the byte, specifies the register number of the base register.

Figure 4.2 shows the format of the ModR/M and SIB bytes.

![ModR/M and SIB byte formats](image)

The values and corresponding addressing forms of the ModR/M and SIB bytes are shown in Tables 4.2, 4.3, and 4.4.
Table 4.2 16-bit addressing forms with ModR/M byte

<table>
<thead>
<tr>
<th>r8(/r)</th>
<th>AL</th>
<th>CL</th>
<th>DL</th>
<th>BL</th>
<th>AH</th>
<th>CH</th>
<th>DH</th>
<th>BH</th>
</tr>
</thead>
<tbody>
<tr>
<td>r16(/r)</td>
<td>AX</td>
<td>CX</td>
<td>DX</td>
<td>BX</td>
<td>SP</td>
<td>BP</td>
<td>SI</td>
<td>DI</td>
</tr>
<tr>
<td>r32(/r)</td>
<td>EAX</td>
<td>ECX</td>
<td>EDX</td>
<td>EBX</td>
<td>ESP</td>
<td>EBP</td>
<td>ESI</td>
<td>EDI</td>
</tr>
</tbody>
</table>

\[
\text{idigit (opcode)} = \begin{array}{cccccccc}
0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\end{array}
\]

\[
\text{REG} = \begin{array}{cccccccc}
000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\end{array}
\]

### Effective address

<table>
<thead>
<tr>
<th>Effective address</th>
<th>ModR/M</th>
<th>ModR/M values in hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>[BX + SI]</td>
<td>000</td>
<td>00 08 10 18 20 28 30 38</td>
</tr>
<tr>
<td>[BX + DI]</td>
<td>001</td>
<td>01 09 11 19 21 29 31 39</td>
</tr>
<tr>
<td>[BP + SI]</td>
<td>010</td>
<td>02 0A 12 1A 22 2A 32 3A</td>
</tr>
<tr>
<td>[BP + DI]</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[SI] + disp8</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[DI] + disp8</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>disp16</td>
<td>10 11 06 0E 16 1E 26 2E 36 3E</td>
<td></td>
</tr>
<tr>
<td>[BX]</td>
<td>10 11 07 0F 17 1F 27 2F 37 3F</td>
<td></td>
</tr>
<tr>
<td>[BX + SI] + disp8</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BX + DI] + disp8</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BP + SI] + disp8</td>
<td>01 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[SI] + disp8</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[DI] + disp8</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>disp16</td>
<td>10 11 06 0E 16 1E 26 2E 36 3E</td>
<td></td>
</tr>
<tr>
<td>[BX]</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BX + SI] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BX + DI] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BP + SI] + disp16</td>
<td>01 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[SI] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[DI] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BP] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>disp16</td>
<td>10 11 06 0E 16 1E 26 2E 36 3E</td>
<td></td>
</tr>
<tr>
<td>[BX] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BX + SI] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BX + DI] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BP + SI] + disp16</td>
<td>01 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[SI] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[DI] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BP] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>disp16</td>
<td>10 11 06 0E 16 1E 26 2E 36 3E</td>
<td></td>
</tr>
<tr>
<td>[BX] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BX + SI] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BX + DI] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BP + SI] + disp16</td>
<td>01 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[SI] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[DI] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>[BP] + disp16</td>
<td>00 01 03 0B 13 1B 23 2B 33 3B</td>
<td></td>
</tr>
<tr>
<td>disp16</td>
<td>10 11 06 0E 16 1E 26 2E 36 3E</td>
<td></td>
</tr>
</tbody>
</table>

\[
\text{disp8 denotes an 8-bit displacement following the ModRM byte, to be sign-extended and added to the index. disp16 denotes a 16-bit displacement following the ModRM byte, to be added to the index. Default segment register is SS for the effective addresses containing a BP index, DS for other effective addresses.}
\]
Table 4.3  32-bit addressing forms with ModR/M byte (386 only)

<table>
<thead>
<tr>
<th>REG</th>
<th>AL</th>
<th>CL</th>
<th>DL</th>
<th>BL</th>
<th>AH</th>
<th>CH</th>
<th>DH</th>
<th>BH</th>
</tr>
</thead>
<tbody>
<tr>
<td>r8(r)</td>
<td>AX</td>
<td>CX</td>
<td>DX</td>
<td>BX</td>
<td>SP</td>
<td>BP</td>
<td>SI</td>
<td>DI</td>
</tr>
<tr>
<td>r16(r)</td>
<td>EAX</td>
<td>ECX</td>
<td>EDX</td>
<td>EBX</td>
<td>ESP</td>
<td>EBP</td>
<td>ESI</td>
<td>EDI</td>
</tr>
<tr>
<td>r32(r)</td>
<td>EAX</td>
<td>ECX</td>
<td>EDX</td>
<td>EBX</td>
<td>ESP</td>
<td>EBP</td>
<td>ESI</td>
<td>EDI</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Idigit (opcode)</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>REG =</td>
<td>000</td>
<td>001</td>
<td>010</td>
<td>011</td>
<td>100</td>
<td>101</td>
<td>110</td>
<td>111</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Effective address</th>
<th>ModR/M</th>
<th>ModR/M values in hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>[EAX]</td>
<td>000</td>
<td>00</td>
</tr>
<tr>
<td>[ECX]</td>
<td>001</td>
<td>01</td>
</tr>
<tr>
<td>[EDX]</td>
<td>010</td>
<td>02</td>
</tr>
<tr>
<td>[EBX]</td>
<td>00</td>
<td>011</td>
</tr>
<tr>
<td>[- -] [- -]</td>
<td>100</td>
<td>04</td>
</tr>
<tr>
<td>disp32</td>
<td>101</td>
<td>05</td>
</tr>
<tr>
<td>[ESI]</td>
<td>110</td>
<td>06</td>
</tr>
<tr>
<td>[EDI]</td>
<td>111</td>
<td>07</td>
</tr>
<tr>
<td>disp8[EAX]</td>
<td>000</td>
<td>40</td>
</tr>
<tr>
<td>disp8[ECX]</td>
<td>001</td>
<td>41</td>
</tr>
<tr>
<td>disp8[EDX]</td>
<td>010</td>
<td>42</td>
</tr>
<tr>
<td>disp8[EBX]</td>
<td>011</td>
<td>43</td>
</tr>
<tr>
<td>disp8[- -] [- -]</td>
<td>100</td>
<td>44</td>
</tr>
<tr>
<td>disp8[EBP]</td>
<td>101</td>
<td>45</td>
</tr>
<tr>
<td>disp8[ESI]</td>
<td>110</td>
<td>46</td>
</tr>
<tr>
<td>disp8[EDI]</td>
<td>111</td>
<td>47</td>
</tr>
<tr>
<td>disp32[EAX]</td>
<td>000</td>
<td>80</td>
</tr>
<tr>
<td>disp32[ECX]</td>
<td>001</td>
<td>81</td>
</tr>
<tr>
<td>disp32[EDX]</td>
<td>010</td>
<td>82</td>
</tr>
<tr>
<td>disp32[EBX]</td>
<td>011</td>
<td>83</td>
</tr>
<tr>
<td>disp32[- -] [- -]</td>
<td>100</td>
<td>84</td>
</tr>
<tr>
<td>disp32[EBP]</td>
<td>101</td>
<td>85</td>
</tr>
<tr>
<td>disp32[ESI]</td>
<td>110</td>
<td>86</td>
</tr>
<tr>
<td>disp32[EDI]</td>
<td>111</td>
<td>87</td>
</tr>
</tbody>
</table>

| EAX/AX/AL | 000 | C0 | C8 | D0 | D8 | E0 | E8 | F0 | F8 |
| ECX/CX/CL | 001 | C1 | C9 | D1 | D9 | E1 | E9 | F1 | F9 |
| EDX/DX/CL | 010 | C2 | CA | D2 | DA | E2 | EA | F2 | FA |
| EBX/BX/BL | 11 | C3 | CB | D3 | DB | E3 | EB | F3 | FB |
| ESP/SP/AH | 100 | C4 | CC | D4 | DC | E4 | EC | F4 | FC |
| EBP/PP/CH | 101 | C5 | CD | D5 | DD | E5 | ED | F5 | FD |
| ESI/IS/DH | 110 | C6 | CE | D6 | DE | E6 | EE | F6 | FE |
| EDI/DI/BH | 111 | C7 | CF | D7 | DF | E7 | EF | F7 | FF |

[- -] [- -] means a SIB follows the ModRM byte. disp8 denotes an 8-bit displacement following the SIB byte, to be sign-extended and added to the index. disp32 denotes a 32-bit displacement following the ModR/M byte, to be added to the index.
Table 4.4 32-bit addressing forms with SIB byte (386 only)

<table>
<thead>
<tr>
<th>r32</th>
<th>EAX</th>
<th>ECX</th>
<th>EDX</th>
<th>EBX</th>
<th>ESP</th>
<th>[*]</th>
<th>ESI</th>
<th>EDI</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base =</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>Base =</td>
<td>000</td>
<td>001</td>
<td>010</td>
<td>011</td>
<td>100</td>
<td>101</td>
<td>110</td>
<td>111</td>
</tr>
</tbody>
</table>

**Scaled index**  SS index  Mod/R/M values in hexadecimal

<table>
<thead>
<tr>
<th>[EAX]</th>
<th>000 00 01 02 03 04 05 06 07</th>
</tr>
</thead>
<tbody>
<tr>
<td>[ECX]</td>
<td>001 09 0A 0B 0C 0D 0E 0F</td>
</tr>
<tr>
<td>[EDX]</td>
<td>010 19 1A 1B 1C 1D 1E 1F</td>
</tr>
<tr>
<td>[EBX]</td>
<td>011 18 1A 1B 1C 1D 1E 1F</td>
</tr>
<tr>
<td>none</td>
<td>100 20 21 22 23 24 25 26 27</td>
</tr>
<tr>
<td>[EBP]</td>
<td>101 28 29 2A 2B 2C 2D 2E 2F</td>
</tr>
<tr>
<td>[ESI]</td>
<td>110 30 31 32 33 34 35 36 37</td>
</tr>
<tr>
<td>[EDI]</td>
<td>111 38 39 3A 3B 3C 3D 3E 3F</td>
</tr>
<tr>
<td>[EAX*2]</td>
<td>000 00 01 02 03 04 05 06 07</td>
</tr>
<tr>
<td>[ECX*2]</td>
<td>001 09 0A 0B 0C 0D 0E 0F</td>
</tr>
<tr>
<td>[EDX*2]</td>
<td>010 19 1A 1B 1C 1D 1E 1F</td>
</tr>
<tr>
<td>[EBX*2]</td>
<td>011 18 1A 1B 1C 1D 1E 1F</td>
</tr>
<tr>
<td>none</td>
<td>100 20 21 22 23 24 25 26 27</td>
</tr>
<tr>
<td>[ESI*2]</td>
<td>110 30 31 32 33 34 35 36 37</td>
</tr>
<tr>
<td>[EDI*2]</td>
<td>111 38 39 3A 3B 3C 3D 3E 3F</td>
</tr>
<tr>
<td>[EAX*4]</td>
<td>000 00 01 02 03 04 05 06 07</td>
</tr>
<tr>
<td>[ECX*4]</td>
<td>001 09 0A 0B 0C 0D 0E 0F</td>
</tr>
<tr>
<td>[EDX*4]</td>
<td>010 19 1A 1B 1C 1D 1E 1F</td>
</tr>
<tr>
<td>[EBX*4]</td>
<td>011 18 1A 1B 1C 1D 1E 1F</td>
</tr>
<tr>
<td>none</td>
<td>100 20 21 22 23 24 25 26 27</td>
</tr>
<tr>
<td>[ESI*4]</td>
<td>110 30 31 32 33 34 35 36 37</td>
</tr>
<tr>
<td>[EDI*4]</td>
<td>111 38 39 3A 3B 3C 3D 3E 3F</td>
</tr>
<tr>
<td>[EAX*8]</td>
<td>000 00 01 02 03 04 05 06 07</td>
</tr>
<tr>
<td>[ECX*8]</td>
<td>001 09 0A 0B 0C 0D 0E 0F</td>
</tr>
<tr>
<td>[EDX*8]</td>
<td>010 19 1A 1B 1C 1D 1E 1F</td>
</tr>
<tr>
<td>[EBX*8]</td>
<td>011 18 1A 1B 1C 1D 1E 1F</td>
</tr>
<tr>
<td>none</td>
<td>100 20 21 22 23 24 25 26 27</td>
</tr>
<tr>
<td>[ESI*8]</td>
<td>110 30 31 32 33 34 35 36 37</td>
</tr>
<tr>
<td>[EDI*8]</td>
<td>111 38 39 3A 3B 3C 3D 3E 3F</td>
</tr>
</tbody>
</table>

[*] means disp32 with no base if MOD is 00; otherwise, [ESP].

This provides the following addressing modes:

- disp32[index] (MOD=00)
- disp32[EBP][index] (MOD=01)
- disp32[EBP][index] (MOD=10)

---

Turbo Assembler Quick Reference Guide
How to read the instruction set pages

Here's a sample of the format of this chapter:

### Instruction name

<table>
<thead>
<tr>
<th>Instruction name</th>
<th>What the instruction name means</th>
<th>What processor the instruction works on</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>O  D  I  T  S  Z  A  P  C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Flag information goes here</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td>386</td>
<td></td>
<td>286*</td>
</tr>
<tr>
<td></td>
<td></td>
<td>86</td>
</tr>
</tbody>
</table>

This table contains clock information

*Because the 186 processor is effectively a 286 without protected mode instructions, the 186 timings are identical to the timings listed for the 286.

### Flags

Each entry in this section includes information on which flags in the x86’s flag register are changed and how. Each flag has a one-letter tag for its name.

- **O** = Overflow flag
- **D** = Direction flag
- **I** = Interrupt flag
- **T** = Trap flag
- **S** = Sign flag
- **Z** = Zero flag
- **A** = Auxiliary flag
- **P** = Parity flag
- **C** = Carry flag

The following symbols indicate how the flag register has changed:

- **?** = Undefined after the operation
- ***** = Changed to reflect the results of the instruction
- **0** = Always cleared
- **1** = Always set
Opcode

The "Opcode" column gives the complete object code produced for each form of the instruction. When possible, the codes are given as hexadecimal bytes, in the same order in which they appear in memory. Definitions of entries other than hexadecimal bytes are as follows:

/digit
(digit is between 0 and 7.) Indicates that the ModR/M byte of the instruction uses only the r/m (register or memory) operand. The reg field contains the digit that provides an extension to the instruction's opcode.

/r
Indicates that the ModR/M byte of the instruction contains both a register operand and an r/m operand.

cb, cw, cd, cp
A 1-byte (cb), 2-byte (cw), 4-byte (cd), or 6-byte (cp) value following the opcode that is used to specify a code offset and possibly a new value for the code segment register.

ib, iw, id
A 1-byte (ib), 2-byte (iw), or 4-byte (id) immediate operand to the instruction that follows the opcode, ModR/M bytes, or scale-indexing bytes. The opcode determines if the operand is a signed value. All words and doublewords are given with the low-order byte first.

+rb, +rw, +rd
A register code, from 0 through 7, added to the hexadecimal byte given at the left of the plus sign to form a single opcode byte. The codes are

<table>
<thead>
<tr>
<th>rb</th>
<th>rw</th>
<th>rd</th>
</tr>
</thead>
<tbody>
<tr>
<td>AL = 0</td>
<td>AX = 0</td>
<td>EAX = 0</td>
</tr>
<tr>
<td>CL = 1</td>
<td>CX = 1</td>
<td>ECX = 1</td>
</tr>
<tr>
<td>DL = 2</td>
<td>DX = 2</td>
<td>EDX = 2</td>
</tr>
<tr>
<td>BL = 3</td>
<td>BX = 3</td>
<td>EBX = 3</td>
</tr>
<tr>
<td>AH = 4</td>
<td>SP = 4</td>
<td>ESP = 4</td>
</tr>
<tr>
<td>AH = 4</td>
<td>SP = 4</td>
<td>ESP = 4</td>
</tr>
<tr>
<td>CH = 5</td>
<td>BP = 5</td>
<td>EBP = 5</td>
</tr>
<tr>
<td>DH = 6</td>
<td>SI = 6</td>
<td>ESI = 6</td>
</tr>
<tr>
<td>BH = 7</td>
<td>DI = 7</td>
<td>EDI = 7</td>
</tr>
</tbody>
</table>

Instruction

The "Instruction" column gives the syntax of the instruction statement as it would appear in a TASM 386 program. The following is a list of the symbols used to represent operands in the instruction statements:
rel8
A relative address in the range from 128 bytes before the end of the instruction to 127 bytes after the end of the instruction.

rel16, rel32
A relative address within the same code segment as the instruction assembled. rel16 applies to instructions with an operand-size attribute of 16 bits; rel32 applies to instructions with an operand-size attribute of 32 bits (386 only).

ptr16:16, ptr16:32
A far pointer, typically in a code segment different from that of the instruction. The notation 16:16 indicates that the value of the pointer has two parts. The value to the right of the colon is a 16-bit selector or value destined for the code segment register. The value to the left corresponds to the offset within the destination segment. ptr16:16 is used when the instruction’s operand-size attribute is 16 bits; ptr16:32 is used with the 32-bit attribute (386 only).

r8
One of the byte registers AL, CL, DL, BL, AH, CH, DH, or BH.

r16
One of the word registers AX, CX, DX, BX, SP, BP, SI, or DI.

r32 (386)
One of the doubleword registers EAX, ECX, EDX, EBX, ESP, EBP, ESI, or EDI.

imm8
An immediate byte value. imm8 is a signed number between -128 and +127 inclusive. For instructions in which imm8 is combined with a word or doubleword operand, the immediate value is sign-extended to form a word or doubleword. The upper byte of the word is filled with the top-most bit of the immediate value.

imm16
An immediate word value used for instructions whose operand-size attribute is 16 bits. This is a number between -32,768 and +32,767 inclusive.

imm32 (386)
An immediate doubleword value used for instructions whose operand-size attribute is 32 bits. It allows the use of a number between +2,147,483,647 and -2,147,483,648.

r/m8
A 1-byte operand that is either the contents of a byte register (AL, BL, CL, DL, AH, BH, CH, DH), or a byte from memory.

r/m16
A word register or memory operand used for instructions whose oper-
and-size attribute is 16 bits. The word registers are AX, BX, CX, DX, SP, BP, SI, DI. The contents of memory are found at the address provided by the effective address computation.

\( r/m32 \)
A doubleword register or memory operand used for instructions whose operand-size attribute is 32 bits. The doubleword registers are EAX, EBX, ECX, EDX, ESP, EBP, ESI, EDI. The contents of memory are found at the address provided by the effective address computation.

\( m8 \)
A memory byte addressed by DS:SI or ES:DI (used only by string instructions on the 386).

\( m16 \)
A memory word addressed by DS:SI or ES:DI (used only by string instructions).

\( m32 \)
A memory doubleword addressed by DS:SI or ES:DI (used only by string instructions).

\( m16:16, m16:32 \) (386)
A memory operand containing a far pointer composed of two numbers. The number to the left of the colon corresponds to the pointer’s segment selector. The number to the right corresponds to its offset.

\( m16 \& 32, m16 \& 16 \) (186/286/386), \( m32 \& 32 \) (386)
A memory operand consisting of data item pairs whose sizes are indicated on the left and the right side of the ampersand. All memory addressing modes are allowed. \( m16 \& 16 \) and \( m32 \& 32 \) operands are used by the BOUND instruction to provide an operand containing an upper and lower bounds for array indices. \( m16 \& 32 \) is used by LIDT and LGDT to provide a word with which to load the limit field, and a doubleword with which to load the base field of the corresponding Global and Interrupt Descriptor Table Registers.

\( moffs8, moffs16, moffs32 \) (memory offset; 386 only)
A simple memory variable of type BYTE, WORD, or DWORD (386) used by some variants of the MOV instruction. The actual address is given by a simple offset relative to the segment base. No ModR/M byte is used in the instruction. The number shown with moffs indicates its size, which is determined by the address-size attribute of the instruction.

\( Sreg \)
A segment register. The segment register bit assignments are ES = 0, CS = 1, SS = 2, DS = 3, FS = 4 (386), and GS = 5 (386).
Clocks

The "Clocks" column gives the number of clock cycles the instruction takes to execute. The clock count calculations make the following assumptions:

- The instruction has been prefetched and decoded and is ready for execution.
- Bus cycles do not require wait states.
- There are no local bus HOLD requests delaying processor access to the bus.
- No exceptions are detected during instruction execution.
- Memory operands are aligned.

Clock counts for instructions that have an r/m (register or memory) operand and are separated by a slash. The count to the left is used for a register operand; the count to the right is used for a memory operand.

The following symbols are used in the clock count specifications:

- \( n \), which represents a number of repetitions.
- \( m \), which represents the number of components in the next instruction executed, where the entire displacement (if any) counts as one component, the entire immediate data (if any) counts as one component, and every other byte of the instruction and prefix(es) each counts as one component.
- \( pm= \), a clock count that applies when the instruction executes in protected mode. \( pm= \) is not given when the clock counts are the same for protected and real address modes.

When an exception occurs during the execution of an instruction and the exception handler is in another task, the instruction exception time is increased by the number of clocks to effect a task switch. This parameter depends on several factors:

- The type of TSS used to represent the current task (386 TSS or 286 TSS).
- The type of TSS used to represent the new task.
- Whether the current task is in V86 mode.
- Whether the new task is in V86 mode.

Note: Users should read Intel's documentation for more information about protected mode and task switching.
### AAA

**ASCII adjust after addition**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>37</td>
<td>AAA</td>
<td>3 4 3 8</td>
<td>ASCII adjust after addition</td>
</tr>
</tbody>
</table>

Execute AAA only following an ADD instruction that leaves a byte result in the AL register. The lower nibbles of the operands of the ADD instruction should be in the range 0 through 9 (BCD digits). In this case, AAA adjusts AL to contain the correct decimal digit result. If the addition produced a decimal carry, the AH register is incremented, and the carry and auxiliary carry flags are set to 1. If there was no decimal carry, the carry and auxiliary flags are set to 0 and AH is unchanged. In either case, AL is left with its top nibble set to 0. To convert AL to an ASCII result, follow the AAA instruction with OR AL, 30H.

### AAD

**ASCII adjust before division**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D5 0A</td>
<td>AAD</td>
<td>14 19 14 60</td>
<td>ASCII adjust before division</td>
</tr>
</tbody>
</table>

AAD is used to prepare two unpacked BCD digits (the least-significant digit in AL, the most-significant digit in AH) for a division operation that will yield an unpacked result. This is accomplished by setting AL to AL + (10 * AH), and then setting AH to 0. AX is then equal to the binary equivalent of the original unpacked two-digit number.

### AAM

**ASCII adjust AX after multiply**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D4 0A</td>
<td>AAM</td>
<td>15 17 16 83</td>
<td>ASCII adjust AX after multiply</td>
</tr>
</tbody>
</table>

Execute AAM only after executing a MUL instruction between two unpacked BCD digits that leaves the result in the AX register. Because the result is less than 100, it is contained entirely in the AL register. AAM unpacks the AL result by dividing AL by 10, leaving the quotient (most-significant digit) in AH and the remainder (least-significant digit) in AL.
### AAS

**ASCII adjust AL after subtraction**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>3F</td>
<td>AAS</td>
<td>486 386 286 86</td>
<td>ASCII adjust AL after subtraction</td>
</tr>
</tbody>
</table>

Execute AAS only after a SUB instruction that leaves the byte result in the AL register. The lower nibbles of the operands of the SUB instruction must have been in the range 0 through 9 (BCD digits). In this case, AAS adjusts AL so it contains the correct decimal digit result. If the subtraction produced a decimal carry, the AH register is decremented, and the carry and auxiliary carry flags are set to 1. If no decimal carry occurred, the carry and auxiliary carry flags are set to 0, and AH is unchanged. In either case, AL is left with its top nibble set to 0. To convert AL to an ASCII result, follow the AAS with OR AL, 30H.

### ADC

**Add with carry**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10    /r</td>
<td>ADC r/m8,r8</td>
<td>486 386 286 86</td>
<td>Add with carry byte register to r/m byte</td>
</tr>
<tr>
<td>11    /r</td>
<td>ADC r/m16,r16</td>
<td>486 386 286 86</td>
<td>Add with carry word register to r/m word</td>
</tr>
<tr>
<td>11    /r</td>
<td>ADC r/m32,r32</td>
<td>486 386 286 86</td>
<td>Add with CF dword register to r/m word</td>
</tr>
<tr>
<td>12    /r</td>
<td>ADC r8,r/m8</td>
<td>486 386 286 86</td>
<td>Add with carry r/m byte to byte register</td>
</tr>
<tr>
<td>13    /r</td>
<td>ADC r16,r/m16</td>
<td>486 386 286 86</td>
<td>Add with carry r/m word to word register</td>
</tr>
<tr>
<td>13    /r</td>
<td>ADC r32,r/m32</td>
<td>486 386 286 86</td>
<td>Add with CF r/m dword to dword register</td>
</tr>
<tr>
<td>14    /ib</td>
<td>ADC AL,imm8</td>
<td>486 386 286 86</td>
<td>Add with carry immediate byte to AL</td>
</tr>
<tr>
<td>15    /iw</td>
<td>ADC AX,imm16</td>
<td>486 386 286 86</td>
<td>Add with carry immediate word to AX</td>
</tr>
<tr>
<td>15    /id</td>
<td>ADC EAX,imm32</td>
<td>486 386 286 86</td>
<td>Add with carry immediate dword to EAX</td>
</tr>
<tr>
<td>80    /ib</td>
<td>ADC r/m8,imm8</td>
<td>486 386 286 86</td>
<td>Add with carry immediate byte to r/m byte</td>
</tr>
<tr>
<td>81    /iw</td>
<td>ADC r/m16,imm16</td>
<td>486 386 286 86</td>
<td>Add with carry immediate word to r/m word</td>
</tr>
<tr>
<td>81    /id</td>
<td>ADC r/m32,imm32</td>
<td>486 386 286 86</td>
<td>Add with CF immediate dword to r/m dword</td>
</tr>
<tr>
<td>83    /ib</td>
<td>ADC r/m16,imm8</td>
<td>486 386 286 86</td>
<td>Add with CF sign-extended immediate byte to r/m word</td>
</tr>
<tr>
<td>83    /ib</td>
<td>ADC r/m32,imm8</td>
<td>486 386 286 86</td>
<td>Add with CF sign-extended immediate byte into r/m dword</td>
</tr>
</tbody>
</table>

ADC performs an integer addition of the two operands DEST and SRC and the carry flag, CF. The result of the addition is assigned to the first operand (DEST), and the flags are set accordingly. ADC is usually executed as part of a multi-byte or multi-word addition operation. When an immediate byte value is added to a word or doubleword operand, the im-
The immediate value is first sign-extended to the size of the word or doubleword operand.

### ADD

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>04 ib</td>
<td>ADD AL,imm8</td>
<td>486 386 286 86</td>
<td>Add immediate byte to AL</td>
</tr>
<tr>
<td>05 iw</td>
<td>ADD AX,imm16</td>
<td>486 386 286 86</td>
<td>Add immediate word to AX</td>
</tr>
<tr>
<td>05 id</td>
<td>ADD EAX,imm32</td>
<td>486 386 286 86</td>
<td>Add immediate dword to EAX</td>
</tr>
<tr>
<td>80 / 0b</td>
<td>ADD r/m8,imm8</td>
<td>1/3 2/7 3/7 4/17 + EA</td>
<td>Add immediate byte to r/m byte</td>
</tr>
<tr>
<td>81 / 0w</td>
<td>ADD r/m16,imm16</td>
<td>1/3 2/7 3/7 4/17 + EA</td>
<td>Add immediate word to r/m word</td>
</tr>
<tr>
<td>81 / 0d</td>
<td>ADD r/m32,imm32</td>
<td>1/3 2/7 3/7 4/17 + EA</td>
<td>Add immediate dword to r/m dword</td>
</tr>
<tr>
<td>83 / 0b</td>
<td>ADD r/m32,imm8</td>
<td>1/3 2/7 3/7 4/17 + EA</td>
<td>Add sign-extended immediate byte to r/m word</td>
</tr>
<tr>
<td>00 it</td>
<td>ADD r/m8,18</td>
<td>1/3 2/7 2/7 3/16 + EA</td>
<td>Add byte register to r/m byte</td>
</tr>
<tr>
<td>01 it</td>
<td>ADD r/m16,16</td>
<td>1/3 2/7 2/7 3/16 + EA</td>
<td>Add word register to r/m word</td>
</tr>
<tr>
<td>01 it</td>
<td>ADD r/m32,32</td>
<td>1/3 2/7 2/7 3/16 + EA</td>
<td>Add dword register to r/m dword</td>
</tr>
<tr>
<td>02 it</td>
<td>ADD r8,r/m8</td>
<td>1/2 2/6 2/7 3/9 + EA</td>
<td>AND r/m byte to byte register</td>
</tr>
<tr>
<td>03 it</td>
<td>ADD r16,r/m16</td>
<td>1/2 2/6 2/7 3/9 + EA</td>
<td>AND r/m word to word register</td>
</tr>
<tr>
<td>03 it</td>
<td>ADD r32,r/m32</td>
<td>1/2 2/6 2/7 3/9 + EA</td>
<td>AND r/m dword to dword register</td>
</tr>
<tr>
<td>20 it</td>
<td>AND r/m8,r8</td>
<td>1/3 2/7 2/7 3/16 + EA</td>
<td>AND byte register into r/m byte</td>
</tr>
<tr>
<td>21 it</td>
<td>AND r/m16,r16</td>
<td>1/3 2/7 2/7 3/16 + EA</td>
<td>AND word register into r/m word</td>
</tr>
<tr>
<td>21 it</td>
<td>AND r/m32,r32</td>
<td>1/3 2/7 2/7 3/16 + EA</td>
<td>AND dword register to r/m dword</td>
</tr>
<tr>
<td>22 it</td>
<td>AND r8,r/m8</td>
<td>1/2 2/6 2/7 3/9 + EA</td>
<td>AND r/m byte to byte register</td>
</tr>
<tr>
<td>23 it</td>
<td>AND r16,r/m16</td>
<td>1/2 2/6 2/7 3/9 + EA</td>
<td>AND r/m word to word register</td>
</tr>
<tr>
<td>23 it</td>
<td>AND r32,r/m32</td>
<td>1/2 2/6 2/7 3/9 + EA</td>
<td>AND r/m dword to dword register</td>
</tr>
<tr>
<td>24 ib</td>
<td>AND AL,imm8</td>
<td>1 2 3 4</td>
<td>AND immediate byte to AL</td>
</tr>
<tr>
<td>25 iw</td>
<td>AND AX,imm16</td>
<td>1 2 3 4</td>
<td>AND immediate word to AX</td>
</tr>
<tr>
<td>25 id</td>
<td>AND EAX,imm32</td>
<td>1 2 3 4</td>
<td>AND immediate dword to EAX</td>
</tr>
</tbody>
</table>

ADD performs an integer addition of the two operands (DEST and SRC). The result of the addition is assigned to the first operand (DEST), and the flags are set accordingly.

When an immediate byte is added to a word or doubleword operand, the immediate value is sign-extended to the size of the word or doubleword operand.
 Opcode | Instruction | Clocks | Description
---|---|---|---
80 /ib | AND r/m8,imm8 | 1/3 2/7 3/7 4/17+EA | AND immediate byte to r/m byte
81 /iw | AND r/m16,imm16 | 1/3 2/7 3/7 4/17+EA | AND immediate word to r/m word
81 /id | AND r/m32,imm32 | 1/3 2/7 | AND immediate dword to r/m word
83 /ib | AND r/m16,imm8 | 1/3 2/7 3/7 4/17+EA | AND sign-extended immediate byte with r/m word
83 /id | AND r/m32,imm8 | 1/3 2/7 | AND sign-extended immediate byte with r/m dword

Each bit of the result of the AND instruction is a 1 if both corresponding bits of the operands are 1; otherwise, it becomes a 0.

The optimized form of AND is MASKFLAG (see Part 3).

---

**ARPL**

Adjust RPL field of selector

80286 and greater protected mode only

 Opcode | Instruction | Clocks | Description
---|---|---|---
63 /r | ARPL r/m16,r16 | 9/9 pm=20/21 pm=10/11 | Adjust RPL of r/m16 to not less than RPL of r16

The ARPL instruction has two operands. The first operand is a 16-bit memory variable or word register that contains the value of a selector. The second operand is a word register. If the RPL field ("requested privilege level"—bottom two bits) of the first operand is less than the RPL field of the second operand, the zero flag is set to 1 and the RPL field of the first operand is increased to match the second operand. Otherwise, the zero flag is set to 0 and no change is made to the first operand.

ARPL appears in operating system software, not in application programs. It is used to guarantee that a selector parameter to a subroutine does not request more privilege than the caller is allowed. The second operand of ARPL is normally a register that contains the CS selector value of the caller.

---

**BOUND**

Check array index against bounds

80186 processors and greater

 Opcode | Instruction | Clocks | Description
---|---|---|---
62 /r | BOUND r16, 7 | 10 13 | Check if r16 is within m16&16 bounds (passes test)
62 /r | BOUND r32, 7 | 10 | Check if r32 is within m32&32 bounds (passes test)
BOUND ensures that a signed array index is within the limits specified by a block of memory consisting of an upper and a lower bound. Each bound uses one word for an operand-size attribute of 16 bits and a doubleword for an operand-size attribute of 32 bits. The first operand (a register) must be greater than or equal to the first bound in memory (lower bound), and less than or equal to the second bound in memory (upper bound). If the register is not within bounds, an Interrupt 5 occurs; the return EIP points to the BOUND instruction.

The bounds limit data structure is usually placed just before the array itself, making the limits addressable via a constant offset from the beginning of the array.

---

**BSF**

- **Bit scan forward**
- **386 processors and greater**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>486</td>
<td>OF BC BSF r16,r/m16</td>
<td>6-42/7-43</td>
<td>10+3n Bit scan forward on r/m word</td>
</tr>
<tr>
<td>486</td>
<td>OF BC BSF r32,r/m32</td>
<td>10+3n</td>
<td>Bit scan forward on r/m dword</td>
</tr>
</tbody>
</table>

BSF scans the bits in the second word or doubleword operand starting with bit 0. The ZF flag is cleared if the bits are all 0; otherwise, the ZF flag is set and the destination register is loaded with the bit index of the first set bit.

---

**BSR**

- **Bit scan reverse**
- **386 processors and greater**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>486</td>
<td>OF BD BSR r16,r/m16</td>
<td>6-103/7-104</td>
<td>10+3n Bit scan reverse on r/m word</td>
</tr>
<tr>
<td>486</td>
<td>OF BD BSR r32,r/m32</td>
<td>6-103/7-104</td>
<td>10+3n Bit scan reverse on r/m dword</td>
</tr>
</tbody>
</table>

BSR scans the bits in the second word or doubleword operand from the most significant bit to the least significant bit. The ZF flag is cleared if the bits are all 0; otherwise, ZF is set and the destination register is loaded with the bit index of the first set bit found when scanning in the reverse direction.
**BSWAP**

**Byte Swap**

i486 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clock</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OF C8/r</td>
<td>BSWAP r32</td>
<td>1</td>
<td>Swap bytes to convert little/big endian data in a 32-bit register to big/little endian form.</td>
</tr>
</tbody>
</table>

BSWAP reverses the byte order of a 32-bit register, converting a value in little/big endian form to big/little endian form. When BSWAP is used with a 16-bit operand size, the result left in the destination register is undefined.

**BT**

**Bit test**

386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F A3</td>
<td>BT r/m16,r16</td>
<td>3/8 3/12</td>
<td>Save bit in carry flag</td>
</tr>
<tr>
<td>0F A3</td>
<td>BT r/m32,r32</td>
<td>3/8 3/12</td>
<td>Save bit in carry flag</td>
</tr>
<tr>
<td>0F BA /4 ib</td>
<td>BT r/m16,imm8</td>
<td>3/3 3/6</td>
<td>Save bit in carry flag</td>
</tr>
<tr>
<td>0F BA /4 ib</td>
<td>BT r/m32,imm8</td>
<td>3/3 3/6</td>
<td>Save bit in carry flag</td>
</tr>
</tbody>
</table>

BT saves the value of the bit indicated by the base (first operand) and the bit offset (second operand) into the carry flag.

**BTC**

**Bit test and complement**

386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F BB</td>
<td>BTC r/m16,r16</td>
<td>6/13 6/13</td>
<td>Save bit in carry flag and complement</td>
</tr>
<tr>
<td>0F BB</td>
<td>BTC r/m32,r32</td>
<td>6/13 6/13</td>
<td>Save bit in carry flag and complement</td>
</tr>
<tr>
<td>0F BA /7 ib</td>
<td>BTC r/m16,imm8</td>
<td>6/8 6/8</td>
<td>Save bit in carry flag and complement</td>
</tr>
<tr>
<td>0F BA /7 ib</td>
<td>BTC r/m32,imm8</td>
<td>6/8 6/8</td>
<td>Save bit in carry flag and complement</td>
</tr>
</tbody>
</table>

BTC saves the value of the bit indicated by the base (first operand) and the bit offset (second operand) into the carry flag and then complements the bit.
## BTR

**Bit test and reset**

386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>0F B3</strong></td>
<td>BTR r/m16,r16</td>
<td>6/13</td>
<td>Save bit in carry flag and reset</td>
</tr>
<tr>
<td><strong>0F B3</strong></td>
<td>BTR r/m32,r32</td>
<td>6/13</td>
<td>Save bit in carry flag and reset</td>
</tr>
<tr>
<td><strong>0F BA /6 ib</strong></td>
<td>BTR r/m16,imm8</td>
<td>6/8</td>
<td>Save bit in carry flag and reset</td>
</tr>
<tr>
<td><strong>0F BA /6 ib</strong></td>
<td>BTR r/m32,imm8</td>
<td>6/8</td>
<td>Save bit in carry flag and reset</td>
</tr>
</tbody>
</table>

BTR saves the value of the bit indicated by the base (first operand) and the bit offset (second operand) into the carry flag and then stores 0 in the bit.

## BTS

**Bit test and set**

386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>0F AB</strong></td>
<td>BTS r/m16,r16</td>
<td>6/13</td>
<td>Save bit in carry flag and set</td>
</tr>
<tr>
<td><strong>0F AB</strong></td>
<td>BTS r/m32,r32</td>
<td>6/13</td>
<td>Save bit in carry flag and set</td>
</tr>
<tr>
<td><strong>0F BA /5 ib</strong></td>
<td>BTS r/m16,imm8</td>
<td>6/8</td>
<td>Save bit in carry flag and set</td>
</tr>
<tr>
<td><strong>0F BA /5 ib</strong></td>
<td>BTS r/m32,imm8</td>
<td>6/8</td>
<td>Save bit in carry flag and set</td>
</tr>
</tbody>
</table>

BTS saves the value of the bit indicated by the base (first operand) and the bit offset (second operand) into the carry flag and then stores 1 in the bit.

## CALL

**Call Procedure**

All flags are affected if a task switch occurs; no flags are affected if a task switch does not occur.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>E8 cw</strong></td>
<td>CALL rel16</td>
<td>3</td>
<td>7+m</td>
</tr>
<tr>
<td><strong>FF /2</strong></td>
<td>CALL r/m16</td>
<td>5/5</td>
<td>7+m/10+m</td>
</tr>
<tr>
<td>Opcode</td>
<td>Instruction</td>
<td>Clocks</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
<td>--------</td>
<td>-------------</td>
</tr>
<tr>
<td>9A cd</td>
<td>CALL ptr16:16</td>
<td>18,pm=20, 17+m,pm=34=m, 13,pm=26, 28</td>
<td>Call intersegment, to full pointer given</td>
</tr>
<tr>
<td>9A cd</td>
<td>CALL ptr16:16</td>
<td>pm=35, pm=52+m, 41</td>
<td>Call gate, same privilege</td>
</tr>
<tr>
<td>9A cd</td>
<td>CALL ptr16:16</td>
<td>pm=69, pm=86+m, 82</td>
<td>Call gate, more privilege, no parameters</td>
</tr>
<tr>
<td>9A cd</td>
<td>CALL ptr16:16</td>
<td>pm=77+4x, pm=94+4x+m, 86+4x</td>
<td>Call gate, more privilege, x parameters</td>
</tr>
<tr>
<td>9A cd</td>
<td>CALL ptr16:16</td>
<td>pm=37+ts, ts, 177/182</td>
<td>Call to task (via task state segment/task gate for 286)</td>
</tr>
<tr>
<td>FF /3</td>
<td>CALL m16:16</td>
<td>17,pm=20, 22+m,pm=38+m, 16/29, 37+EA</td>
<td>Call intersegment, address at r/m dword</td>
</tr>
<tr>
<td>FF /3</td>
<td>CALL m16:16</td>
<td>pm=35, pm=56+m, 44</td>
<td>Call gate, same privilege</td>
</tr>
<tr>
<td>FF /3</td>
<td>CALL m16:16</td>
<td>pm=69, pm=90+m, 83</td>
<td>Call gate, more privilege, no parameters</td>
</tr>
<tr>
<td>FF /3</td>
<td>CALL m16:16</td>
<td>pm=77+4x, pm=98+4x+m, 90+4x+m</td>
<td>Call gate, more privilege, x parameters</td>
</tr>
<tr>
<td>FF /3</td>
<td>CALL m16:16</td>
<td>pm=37+ts, 5+ts, 180/185</td>
<td>Call to task (via task state segment/task gate for 286)</td>
</tr>
<tr>
<td>E8 cd</td>
<td>CALL rel32</td>
<td>3, 7+m</td>
<td>Call near, displacement relative to next instruction</td>
</tr>
<tr>
<td>FF /2</td>
<td>CALL r/m32</td>
<td>5/5, 7+m,10+m</td>
<td>Call near, indirect</td>
</tr>
<tr>
<td>9A cp</td>
<td>CALL ptr16:32</td>
<td>18,pm=20, 17+m,pm=34+m</td>
<td>Call intersegment, to full pointer given</td>
</tr>
<tr>
<td>9A cp</td>
<td>CALL ptr16:32</td>
<td>pm=35, pm=52+m</td>
<td>Call gate, same privilege</td>
</tr>
<tr>
<td>9A cp</td>
<td>CALL ptr16:32</td>
<td>pm=69, pm=86+m</td>
<td>Call gate, more privilege, no parameters</td>
</tr>
<tr>
<td>9A cp</td>
<td>CALL ptr32:32</td>
<td>pm=77+4x, pm=94+4x+m</td>
<td>Call gate, more privilege, x parameters</td>
</tr>
<tr>
<td>9A cp</td>
<td>CALL ptr16:32</td>
<td>pm=37+ts, ts</td>
<td>Call to task</td>
</tr>
<tr>
<td>FF /3</td>
<td>CALL m16:32</td>
<td>17,pm=20, 22+m,pm=38+m</td>
<td>Call intersegment, address at r/m dword</td>
</tr>
<tr>
<td>FF /3</td>
<td>CALL m16:32</td>
<td>pm=35, pm=56+m</td>
<td>Call gate, same privilege</td>
</tr>
<tr>
<td>FF /3</td>
<td>CALL m16:32</td>
<td>pm=69, pm=90+m</td>
<td>Call gate, more privilege, no parameters</td>
</tr>
<tr>
<td>FF /3</td>
<td>CALL m16:32</td>
<td>pm=77+4x, pm=98+4x+m</td>
<td>Call gate, more privilege, x parameters</td>
</tr>
<tr>
<td>FF /3</td>
<td>CALL m16:32</td>
<td>pm=37+ts, 5+ts</td>
<td>Call to task</td>
</tr>
</tbody>
</table>

*Add one clock for each byte in the next instruction executed (80286 only).*

The CALL instruction causes the procedure named in the operand to be executed. When the procedure is complete (a return instruction is executed within the procedure), execution continues at the instruction that follows the CALL instruction.

The action of the different forms of the instruction are described next.

Near calls are those with destinations of type r/m16, r/m32, rel16, rel32; changing or saving the segment register value is not necessary. The CALL rel16 and CALL rel32 forms add a signed offset to the address of the instruction following CALL to determine the destination. The rel16 form is used when the instruction’s operand-size attribute is 16 bits; rel32 is used when the operand-size attribute is 32 bits. The result is stored in
the 32-bit EIP register. With rel 16, the upper 16 bits of EIP are cleared, resulting in an offset whose value does not exceed 16 bits. CALL r/m16 and CALL r/m32 specify a register or memory location from which the absolute segment offset is fetched. The offset fetched from r/m is 32 bits for an operand-size attribute of 32 (r/m32), or 16 bits for an operand-size of 16 (r/m16). The offset of the instruction following CALL is pushed onto the stack. It will be popped by a near RET instruction within the procedure. The CS register is not changed by this form of CALL.

The far calls, CALL ptr16:16 and CALL ptr16:32, use a 4-byte or 6-byte operand as a long pointer to the procedure called. The CALL m16:16 and m16:32 forms fetch the long pointer from the memory location specified (indirection). In real address mode or virtual 8086 mode, the long pointer provides 16 bits for the CS register and 16 or 32 bits for the EIP register (depending on the operand-size attribute). These forms of the instruction push both CS and IP or EIP as a return address.

In protected mode, both long pointer forms consult the AR byte in the descriptor indexed by the selector part of the long pointer. Depending on the value of the AR byte, the call will perform one of the following types of control transfers:

- a far call to the same protection level
- an inter-protection level far call
- a task switch

Note: Turbo Assembler extends the syntax of the CALL instruction to facilitate parameter passing to high-level language routines. See Chapter 7 of the Turbo Assembler User's Guide for more details.

### CBW

Convert byte to word

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>O</th>
<th>D</th>
<th>I</th>
<th>T</th>
<th>S</th>
<th>Z</th>
<th>A</th>
<th>P</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>98</td>
<td>CBW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Opcode**

- 98: CBW

**Description**

- AX sign-extend of AL

CBW converts the signed byte in AL to a signed word in AX by extending the most significant bit of AL (the sign bit) into all of the bits of AH.
### CDQ
**Convert doubleword to quadword**

386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>99</td>
<td>CDQ</td>
<td>486 3</td>
<td>EDX:EAX ([sign-extend of EAX])</td>
</tr>
</tbody>
</table>

CDQ converts the signed doubleword in EAX to a signed 64-bit integer in the register pair EDX:EAX by extending the most significant bit of EAX (the sign bit) into all the bits of EDX.

### CLC
**Clear carry flag**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F8</td>
<td>CLC</td>
<td>486 2</td>
<td>Clear carry flag</td>
</tr>
</tbody>
</table>

CLC sets the carry flag to zero. It does not affect other flags or registers.

### CLD
**Clear direction flag**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>CLD</td>
<td>486 2</td>
<td>Clear direction flag</td>
</tr>
</tbody>
</table>

CLD clears the direction flag. No other flags or registers are affected. After CLD is executed, string operations will increment the index registers (SI or DI) that they use.

### CLI
**Clear interrupt flag**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FA</td>
<td>CLI</td>
<td>486 5</td>
<td>Clear interrupt flag</td>
</tr>
</tbody>
</table>

**PART 4, Processor instructions**
CLI clears the interrupt flag if the current privilege level is at least as privileged as IOPL. No other flags are affected. External interrupts are not recognized at the end of the CLI instruction or from that point on until the interrupt flag is set.

---

**CLTS**

**Clear task switched flag**

80286 and greater protected mode only

\[ O \ D \ I \ T \ S \ Z \ A \ P \ C \]

\[ TS = 0 \ (TS \ is \ in \ CR0, \ not \ the \ flag \ register) \]

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 06</td>
<td>CLTS</td>
<td>7 5 2</td>
</tr>
</tbody>
</table>

CLTS clears the task-switched (TS) flag in register CR0. This flag is set by the 386 every time a task switch occurs. The TS flag is used to manage processor extensions as follows:

- Every execution of an ESC instruction is trapped if the TS flag is set.
- Execution of a WAIT instruction is trapped if the MP flag and the TS flag are both set.

Thus, if a task switch was made after an ESC instruction was begun, the processor extension's context may need to be saved before a new ESC instruction can be issued. The fault handler saves the context and resets the TS flag.

CLTS appears in operating system software, not in application programs. It is a privileged instruction that can only be executed at privilege level 0.

---

**CMC**

**Complement carry flag**

\[ O \ D \ I \ T \ S \ Z \ A \ P \ C \]

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F5</td>
<td>CMC</td>
<td>2 2 2 2</td>
<td>Complement carry flag</td>
</tr>
</tbody>
</table>

CMC reverses the setting of the carry flag. No other flags are affected.
**CMP**

**Compare two operands**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>486 386 286 86</td>
<td></td>
</tr>
<tr>
<td>3C ib</td>
<td>CMP AL,imm8</td>
<td>1 2 3 4</td>
<td>Compare immediate byte to AL</td>
</tr>
<tr>
<td>3D iw</td>
<td>CMP AX,imm16</td>
<td>1 2 3 4</td>
<td>Compare immediate word from AX</td>
</tr>
<tr>
<td>3D id</td>
<td>CMP EAX,imm32</td>
<td>1 2</td>
<td>Compare immediate dword to EAX</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80 / 7</td>
<td>ib CMP r/m8,imm8</td>
<td>1/2 2/5 3/6 4/10+EA</td>
<td>Compare immediate byte to r/m byte</td>
</tr>
<tr>
<td>81 / 7</td>
<td>iw CMP r/m16,imm16</td>
<td>1/2 2/5 3/6 4/10+EA</td>
<td>Compare immediate word to r/m word</td>
</tr>
<tr>
<td>81 / 7</td>
<td>id CMP r/m32,imm32</td>
<td>1/2 2/5</td>
<td>Compare immediate dword to r/m dword</td>
</tr>
<tr>
<td>83 / 7</td>
<td>ib CMP r/m16,imm8</td>
<td>1/2 2/5 3/6 4/10+EA</td>
<td>Compare sign extended immediate byte to r/m word</td>
</tr>
<tr>
<td>83 / 7</td>
<td>ib CMP r/m32,imm8</td>
<td>1/2 2/5</td>
<td>Compare sign extended immediate byte to r/m dword</td>
</tr>
<tr>
<td>38 / 7</td>
<td>r CMP r/m8,r8</td>
<td>1/2 2/5 2/7 3/9+EA</td>
<td>Compare byte register to r/m byte</td>
</tr>
<tr>
<td>39 / 7</td>
<td>r CMP r/m16,r16</td>
<td>1/2 2/5 2/7 3/9+EA</td>
<td>Compare word register to r/m word</td>
</tr>
<tr>
<td>39 / 7</td>
<td>r CMP r/m32,r32</td>
<td>1/2 2/5</td>
<td>Compare dword register to r/m dword</td>
</tr>
<tr>
<td>3A / 7</td>
<td>r CMP r8,r/m8</td>
<td>1/2 2/6 2/6 3/9+EA</td>
<td>Compare r/m byte to byte register</td>
</tr>
<tr>
<td>3B / 7</td>
<td>r CMP r16,r/m8</td>
<td>1/2 2/6 2/6 3/9+EA</td>
<td>Compare r/m word to word register</td>
</tr>
<tr>
<td>3B / 7</td>
<td>r CMP r32,r/m32</td>
<td>1/2 2/6</td>
<td>Compare r/m dword to dword register</td>
</tr>
</tbody>
</table>

**CMPS**

**Compare string operands**

**CMPSB**

**CMPSW**

**CMPSD**

**Compare string operands**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>486 386 286 86</td>
<td></td>
</tr>
<tr>
<td>A6</td>
<td>CMPS m8,m8</td>
<td>8 10 8 22</td>
<td>Compare bytes ES[(E)DI] (second operand) with [E]SI (first operand)</td>
</tr>
<tr>
<td>A7</td>
<td>CMPS m16,m16</td>
<td>8 10 8 22</td>
<td>Compare words ES[(E)DI] (second operand) with [E]SI (first operand)</td>
</tr>
<tr>
<td>A7</td>
<td>CMPSm32,m32</td>
<td>8 10</td>
<td>Compare words ES[(E)DI] (second operand) with [E]SI (first operand)</td>
</tr>
<tr>
<td>A6</td>
<td>CMPSB</td>
<td>8 10 8 22</td>
<td>Compare bytes ES[(E)DI] with DS[SI]</td>
</tr>
<tr>
<td>A7</td>
<td>CMPSW</td>
<td>8 10 8 22</td>
<td>Compare words ES[(E)DI] with DS[SI]</td>
</tr>
<tr>
<td>A7</td>
<td>CMPSD</td>
<td>8 10</td>
<td>Compare words ES[(E)DI] with DS[SI]</td>
</tr>
</tbody>
</table>

**CMPS** compares the byte, word, or doubleword pointed to by the source-index register with the byte, word, or doubleword pointed to by the destination-index register.

**PART 4, Processor instructions**

75
If the address-size attribute of this instruction is 16 bits, SI and DI will be used for source- and destination-index registers; otherwise ESI and EDI will be used. Load the correct index values into SI and DI (or ESI and EDI) before executing CMPS.

The comparison is done by subtracting the operand indexed by the destination-index register from the operand indexed by the source-index register.

Note that the direction of subtraction for CMPS is \([SI] - [DI]\) or \([ESI] - [EDI]\). The left operand (SI or ESI) is the source and the right operand (DI or EDI) is the destination. This is the reverse of the usual Intel convention in which the left operand is the destination and the right operand is the source.

The result of the subtraction is not stored; only the flags reflect the change. The types of the operands determine whether bytes, words, or doublewords are compared. For the first operand (SI or ESI), the DS register is used, unless a segment override byte is present. The second operand (DI or EDI) must be addressable from the ES register; no segment override is possible.

After the comparison is made, both the source-index register and destination-index register are automatically advanced. If the direction flag is 0 (CLD was executed), the registers increment; if the direction flag is 1 (STD was executed), the registers decrement. The registers increment or decrement by 1 if a byte is compared, by 2 if a word is compared, or by 4 if a doubleword is compared.

CMPSB, CMPSW and CMPSD are synonyms for the byte, word, and doubleword CMPS instructions, respectively.

CMPS can be preceded by the REPE or REPNE prefix for block comparison of CX or ECX bytes, words, or doublewords. Refer to the description of the REP instruction for more information on this operation.

---

**CMPXCHG**  Compare and Exchange

i486 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clock</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F B0/r</td>
<td>CMPXCHG r/m8,r8</td>
<td>486</td>
<td>Compare AL with r/m byte. If equal, set ZF and load byte reg into r/m byte. Else, clear ZF and load r/m byte into AL.</td>
</tr>
<tr>
<td>0F B1/r</td>
<td>CMPXCHG r/m16,r16</td>
<td>6/7 if comparison is successful; 6/10 if comparison fails</td>
<td>Compare AX with r/m word. If equal, set ZF and load word reg into r/m word. Else, clear ZF and load r/m word into AX.</td>
</tr>
</tbody>
</table>

---

* * * * *
### Opcode Instruction Clock Description

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clock</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>486</td>
<td>OF B1/ r  CMPXCHG r/m32,r32</td>
<td>6/7</td>
<td>Compare EAX with r/m dword. If equal, set ZF and load dword reg into r/m dword. Else, clear ZF and load r/m dword into EAX.</td>
</tr>
</tbody>
</table>

Note: The A-stepping of the i486 used the opcodes 0F A6 and 0F A7.

The CMPXCHG instruction compares the accumulator (AL, AX, or EAX register) with DEST. If they are equal, SRC is loaded into DEST. Otherwise, DEST is loaded into the accumulator.

DEST is the destination operand; SRC is the source operand.

Protected mode exceptions: #GP(0) if the result is in a nonwritable segment; #GP(0) for an illegal memory operand effective address in the CS, DS, ES, FS, or GS segments; #SS(0) for an illegal address in the SS segment; #PF (fault code) for a page fault; #AC for an unaligned memory reference if the current privilege level is 3.

Real mode exception: interrupt 13 if any part of the operand would lie outside the effective address space from 0 to 0FFFFh.

Virtual 8086 mode exceptions: interrupt 13, as in real mode; #PF and #AC, as in protected mode.

Note: This instruction can be used with a LOCK prefix. In order to simplify interface to the processor's bus, the destination operand receives a write cycle without regard to the result of the comparison. DEST is written back if the comparison fails, and SRC is written into the destination otherwise. (The processor never produces a locked read without producing a locked write.)

---

**CHPXCHG8B** Compare and Exchange 8 bytes  
Pentium processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Pentium</td>
<td>compare EDX:EAX with r/m qword. If equal, set ZF and load ECX:EBX into r/m qword. Else, clear ZF and load r/m into EDX:EAX.</td>
</tr>
</tbody>
</table>

The CMPXCHG8B instruction compares the 64-bit value in EDX:EAX with DEST. EDX contains the high-order 32 bits and EAX contains the low-order 32 bits of the 64-bit value. If they are equal, the 64-bit value in ECX:EBX is stored into DEST. ECX contains the high-order 32 bits and EBX contains the low-order 32 bits. Otherwise, DEST is loaded into EDX:EAX.
The ZF flag is set if the destination operand and EDX:EAX are equal; otherwise it is cleared. The CF, PF, AF, SF, and OF flags are unaffected.

Protected mode exceptions: #GP(0) if the result is in a nonwritable segment; #GP(0) for an illegal memory operand effective address in the CS, DS, ES, FS, or GS segments; #SS(0) for an illegal address in the SS segment; #PF(fault code) for a page fault; #AC for unaligned memory reference if the current privilege level is 3.

The destination operand must be a memory operand, not a register. If the CMPXCHG8B instruction is executed with a modr/m byte representing a register as the destination operand, #UD occurs.

Real mode exception: interrupt 13 if any part of the operand would lie outside the effective address space from 0 to 0FFFFh.

Virtual 8086 mode exceptions: same exceptions as in real mode, plus #PF(fault code) for a page fault; #AC for unaligned memory reference if the current privilege level is 3. #UD if the modr/m byte represents a register as the destination.

Notes: this instruction can be used with a LOCK prefix. In order to simplify interface to the processor's bus, the destination operand receives a write cycle without regard to the result of the comparison. DEST is written back if the comparison fails, and SRC is written into the destination otherwise. (The processor never produces a locked read without also producing a locked write.)

The "r/m64" syntax had previously been used only in the context of floating point operations. It indicates a 64-bit value, in memory at an address determined by the modr/m byte.

### CPUID

**CPU identification**

Pentium processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F A2</td>
<td>CPUID</td>
<td>Pentium 14</td>
<td>EAX &lt;- CPU identification info.</td>
</tr>
</tbody>
</table>

The CPUID instruction provides information to software about the vendor, family, model, and stepping of microprocessor on which it is executing. An input value loaded into the EAX register for this instruction indicates what information should be returned by the CPUID instruction.

Following execution of the CPUID instruction with a zero in EAX, the EAX register contains the highest input value understood by the CPUID instruction. For the Pentium processor, the value in EAX will be one.
Also returned is a vendor identification string contained in the EBX, EDX, and ECX registers. EBX contains the first four characters. For Intel processors, the vendor identification string is "GenuineIntel" as follows:

EBX – 756e6547h (* "Genu", with 'G' in the low nibble of BL *)
EDX – 49656e69h (* "ineI", with 'i' in the low nibble of DL *)
ECX – 6c65746eh (* "ntel", with 'n' in the low nibble of CL *)

Following execution of the CPUID instruction with an input value of one loaded into the EAX register, bits 0-3 in EAX contain the stepping id of the microprocessor, bits 4-7 of EAX contain the model (the first model will be indicated by a 0001b in these bits) and bits 8-11 of EAX contain the family (5 for the Pentium processor family). Bits 12-31 of EAX are reserved, as well as EBX, and ECX. The Pentium processor sets the feature register, EDX, to 1bfh, indicating which features the Pentium processor supports. A feature flag set to one indicates that the corresponding feature is supported. The feature set is defined as follows:

| EDX (bit 0) | FPU on chip |
| EDX (bits 1-6) | Non-essential, proprietary information (contact Intel for more information) |
| EDX (bit 7) | Machine Check Exception |
| EDX (bit 8) | CMPXCHG8B Instruction |
| EDX (bits 9-31) | Reserved |

Software should determine the vendor identification in order to properly interpret the feature register flag bits.

This function does not affect the CPU flags.

**CWD**

Convert word to doubleword

386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>99</td>
<td>CWD</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>

CWD converts the signed word in AX to a signed doubleword in DX:AX by extending the most significant bit of AX into all the bits of DX. Note that CWD is different from CWDE. CWDE uses EAX as a destination, instead of DX:AX.
**CWDE**

Convert word to doubleword

386 processors and greater

```
O D I T S Z A P C
```

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>98</td>
<td>CWDE</td>
<td>486 386 286 86</td>
<td>EAX ← sign-extend of AX</td>
</tr>
</tbody>
</table>

CWDE converts the signed word in AX to a doubleword in EAX by extend-ing the most significant bit of AX into the two most significant bytes of EAX. Note that CWDE is different from CWD. CWD uses DX:AX rather than EAX as a destination.

**DAA**

Decimal adjust AL after addition

```
O D I T S Z A P C
```

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>27</td>
<td>DAA</td>
<td>486 386 286 86</td>
<td>Decimal adjust AL after addition</td>
</tr>
</tbody>
</table>

Execute DAA only after executing an ADD instruction that leaves a two-BCD-digit byte result in the AL register. The ADD operands should consist of two packed BCD digits. The DAA instruction adjusts AL to contain the correct two-digit packed decimal result.

**DAS**

Decimal adjust AL after subtraction

```
O D I T S Z A P C
```

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2F</td>
<td>DAS</td>
<td>486 386 286 86</td>
<td>Decimal adjust AL after subtraction</td>
</tr>
</tbody>
</table>

Execute DAS only after a subtraction instruction that leaves a two-BCD-digit byte result in the AL register. The operands should consist of two packed BCD digits. DAS adjusts AL to contain the correct packed two-digit decimal result.
**DEC**

Decrement by 1

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FE /1</td>
<td>DEC r/m8</td>
<td>1/3 2/6 2/7 3/15+EA</td>
<td>Decrement r/m byte by 1</td>
</tr>
<tr>
<td>FF /1</td>
<td>DEC r/m16</td>
<td>1/3 2/6 2/7 3/15+EA</td>
<td>Decrement r/m word by 1</td>
</tr>
<tr>
<td>48+rw</td>
<td>DEC r16</td>
<td>1 2 2 3</td>
<td>Decrement word register by 1</td>
</tr>
<tr>
<td>48+rw</td>
<td>DEC r32</td>
<td>1 2</td>
<td>Decrement dword register by 1</td>
</tr>
</tbody>
</table>

DEC subtracts 1 from the operand. DEC does not change the carry flag. To affect the carry flag, use the SUB instruction with an immediate operand of 1.

**DIV**

Unsigned divide

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F6 /6</td>
<td>DIV r/m8</td>
<td>16/16 14/17 14/17 80/86+EA</td>
<td>Unsigned divide AX by r/m byte (AL=QUO, AH=REM)</td>
</tr>
<tr>
<td>F7 /6</td>
<td>DIV r/m16</td>
<td>24/24 22/25 22/25 144/154+EA</td>
<td>Unsigned divide DX:AX by r/m word (AX=QUO, DX=REM)</td>
</tr>
<tr>
<td>F7 /6</td>
<td>DIV r/m32</td>
<td>40/40 38/41</td>
<td>Unsigned divide EDX:EAX by r/m dword (EAX=QUO, EDX=REM)</td>
</tr>
</tbody>
</table>

DIV performs an unsigned division. The dividend is implicit; only the divisor is given as an operand. The remainder is always less than the divisor. The type of the divisor determines which registers to use as follows:

<table>
<thead>
<tr>
<th>Size</th>
<th>Dividend</th>
<th>Divisor</th>
<th>Quotient</th>
<th>Remainder</th>
</tr>
</thead>
<tbody>
<tr>
<td>byte</td>
<td>AX</td>
<td>r/m8</td>
<td>AL</td>
<td>AH</td>
</tr>
<tr>
<td>word</td>
<td>DX:AX</td>
<td>r/m16</td>
<td>AX</td>
<td>DX</td>
</tr>
<tr>
<td>dword</td>
<td>EDX:EAX</td>
<td>r/m32</td>
<td>EAX</td>
<td>EDX (386 only)</td>
</tr>
</tbody>
</table>

**ENTER**

Make stack frame for procedure parameters
80186 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C8 lw 00</td>
<td>Enter imm16,0</td>
<td>14 10 11</td>
<td>Make procedure stack frame</td>
</tr>
</tbody>
</table>

*PART 4, Processor instructions*
ENTER creates the stack frame required by most block-structured high-level languages. The first operand specifies the number of bytes of dynamic storage allocated on the stack for the routine being entered. The second operand gives the lexical nesting level (0 to 31) of the routine within the high-level language source code. It determines the number of stack frame pointers copied into the new stack frame from the preceding frame. BP (or EBP, if the operand-size attribute is 32 bits) is the current stack frame pointer.

If the operand-size attribute is 16 bits, the processor uses BP as the frame pointer and SP as the stack pointer. If the operand-size attribute is 32 bits, the processor uses EBP for the frame pointer and ESP for the stack pointer.

If the second operand is 0, ENTER pushes the frame pointer (BP or EBP) onto the stack; ENTER then subtracts the first operand from the stack pointer and sets the frame pointer to the current stack-pointer value.

For example, a procedure with 12 bytes of local variables would have an ENTER 12,0 instruction at its entry point and a LEAVE instruction before every RET. The 12 local bytes would be addressed as negative offsets from the frame pointer.

**HLT**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>C8 iw 01</td>
<td>486</td>
<td>Enter imm16,1 17 12 15 Make stack frame for procedure parameters</td>
</tr>
<tr>
<td>0b</td>
<td>C8 iw ib</td>
<td>486</td>
<td>Enter imm16,imm8 17+3n 15+4(n-1) 12+4(n-1) Make stack frame for procedure parameters</td>
</tr>
</tbody>
</table>

HLT stops instruction execution and places the x86 in a HALT state. An enabled interrupt, NMI, or a reset will resume execution. If an interrupt (including NMI) is used to resume execution after HLT, the saved CS:IP (or CS:EIP on an 386) value points to the instruction following HLT.
IDIV

Signed divide

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F6/7</td>
<td>IDIV r/m8</td>
<td>486 386 286 86</td>
<td>Signed divide AX by r/m byte (AL=QUO, AH=REM)</td>
</tr>
<tr>
<td>F7/7</td>
<td>IDIV r/m16</td>
<td>27/28 27/28</td>
<td>Signed divide AX by EA word (AX=QUO, DX=REM)</td>
</tr>
<tr>
<td>F7/7</td>
<td>IDIV r/m32</td>
<td>43/44 43/44</td>
<td>Signed divide EDX:EAX by DWORD byte (EAX=QUO, EDX=REM)</td>
</tr>
</tbody>
</table>

IDIV performs a signed division. The dividend, quotient, and remainder are implicitly allocated to fixed registers. Only the divisor is given as an explicit r/m operand. The type of the divisor determines which registers to use as follows:

<table>
<thead>
<tr>
<th>Size</th>
<th>Divisor</th>
<th>Quotient</th>
<th>Remainder</th>
<th>Dividend</th>
</tr>
</thead>
<tbody>
<tr>
<td>byte</td>
<td>r/m8</td>
<td>AL</td>
<td>AH</td>
<td>AX</td>
</tr>
<tr>
<td>word</td>
<td>r/m16</td>
<td>AX</td>
<td>DX</td>
<td>DX:AX</td>
</tr>
<tr>
<td>dword</td>
<td>r/m32</td>
<td>EAX</td>
<td>EDX</td>
<td>EDX:EAX  (386 only)</td>
</tr>
</tbody>
</table>

If the resulting quotient is too large to fit in the destination, or if the division is 0, an Interrupt 0 is generated. Nonintegral quotients are truncated toward 0. The remainder has the same sign as the dividend and the absolute value of the remainder is always less than the absolute value of the divisor.

IMUL

Signed multiply

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F6/5</td>
<td>IMUL r/m8</td>
<td>486   386 286 86</td>
<td>AX ← AL * r/m byte</td>
</tr>
<tr>
<td>F7/5</td>
<td>IMUL r/m16</td>
<td>13-26/13-26 9-22/12-25 21/24</td>
<td>AX ← AX * r/m word</td>
</tr>
<tr>
<td>F7/5</td>
<td>IMUL r/m32</td>
<td>12-42/13-42 9-38/12-41</td>
<td>DX:AX ← AX * r/m word</td>
</tr>
<tr>
<td>0F AF h</td>
<td>IMUL r16,r/m16</td>
<td>13-26/13-26 9-22/12-25</td>
<td>word register ← word register * r/m word</td>
</tr>
<tr>
<td>0F AF h</td>
<td>IMUL r32,r/m32</td>
<td>13-42/13-42 9-38/12-41</td>
<td>word register ← word register * r/m dword</td>
</tr>
<tr>
<td>6B h</td>
<td>IMUL r16,r/m16,imm8</td>
<td>13-26/13-26 9-14/12-17 21/24</td>
<td>word register ← r/m16 * sign-extended immediate byte</td>
</tr>
<tr>
<td>6B h</td>
<td>IMUL r32,r/m32,imm8</td>
<td>13-42 9-14/12-17</td>
<td>word register ← r/m32 * sign-extended immediate byte</td>
</tr>
<tr>
<td>6B h</td>
<td>IMUL r16,imm8</td>
<td>13-26 9-14/12-17 21/24</td>
<td>word register ← word register * sign-extended immediate byte</td>
</tr>
</tbody>
</table>

PART 4, Processor instructions
IMUL performs signed multiplication. Some forms of the instruction use implicit register operands. The operand combinations for all forms of the instruction are shown in the "Description" column above.

IMUL clears the overflow and carry flags under the following conditions:

**Instruction form** | **Condition for clearing CF and OF**
--- | ---
$r/m8$ | $AL = $ sign-extend of $AL$ to 16 bits
$r/m16$ | $AX = $ sign-extend of $AX$ to 32 bits
$r/m32$ | $EDX:EAX = $ sign-extend of $EAX$ to 32 bits
$r16,r/m16$ | Result exactly fits within $r16$
$r32,r/m32$ | Result exactly fits within $r32$
$r16,r/m16,imm16$ | Result exactly fits within $r16$
$r32,r/m32,imm32$ | Result exactly fits within $r32$

---

**IN**

Input from port

| O | D | I | T | S | Z | A | P | C |
---|---|---|---|---|---|---|---|---|

**Opcode** | **Instruction** | **Clocks** | **Description**
--- | --- | --- | ---
E4 ib | IN AL,imm8 | 486 | 386 | 286 | 86 | Input byte from immediate port into AL
E5 ib | IN AX,imm8 | 14,pm=8'/28**,vm=27 | 12,pm=6'/26** | 5 | 10 | Input word from immediate port into AX
E5 ib | IN EAX,imm8 | 14,pm=8'/28**,vm=27 | 12,pm=6'/26** | 5 | 10 | Input dword from immediate port into EAX
EC | IN AL,DX | 14,pm=8'/28**,vm=27 | 13,pm=7'/27** | 5 | 8 | Input byte from port DX into AL
ED | IN AX,DX | 14,pm=8'/28**,vm=27 | 13,pm=7'/27** | 5 | 8 | Input word from port DX into AX
ED | IN EAX,DX | 14,pm=8'/28**,vm=27 | 13,pm=7'/27** | 5 | 8 | Input dword from port DX into EAX

*If CPL ≤ IOPL
**If CPL > IOPL or if in virtual 8086 mode

IN transfers a data byte or data word from the port numbered by the second operand into the register (AL, AX, or EAX) specified by the first operand. Access any port from 0 to 65535 by placing the port number in the

---

Turbo Assembler Quick Reference Guide
DX register and using an IN instruction with DX as the second parameter. These I/O instructions can be shortened by using an 8-bit port I/O in the instruction. The upper eight bits of the port address will be 0 when 8-bit port I/O is used.

**INC**

Increment by 1

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FE / 0</td>
<td>INC r/m8</td>
<td>1/3</td>
<td>2/6 2/7</td>
</tr>
<tr>
<td>FF / 0</td>
<td>INC r/m16</td>
<td>1/3</td>
<td>2/6 2/7</td>
</tr>
<tr>
<td>FF / 8</td>
<td>INC r/m32</td>
<td>1/3</td>
<td></td>
</tr>
<tr>
<td>40+ w</td>
<td>INC r16</td>
<td>1</td>
<td>2 2 3</td>
</tr>
<tr>
<td>40+ r</td>
<td>INC r32</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

INC adds 1 to the operand. It does not change the carry flag. To affect the carry flag, use the ADD instruction with a second operand of 1.

**INS**

Input from port to string

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>6C</td>
<td>INS r/m8,DX</td>
<td>17,pm=10*/32**,vm=30</td>
<td>15,pm=9*/29**</td>
</tr>
<tr>
<td>6D</td>
<td>INS r/m16,DX</td>
<td>17,pm=10*/32**,vm=30</td>
<td>15,pm=9*/29**</td>
</tr>
<tr>
<td>6D</td>
<td>INS r/m32,DX</td>
<td>17,pm=10*/32**,vm=30</td>
<td>15,pm=9*/29**</td>
</tr>
<tr>
<td>6C</td>
<td>INSB</td>
<td>17,pm=10*/32**,vm=30</td>
<td>15,pm=9*/29**</td>
</tr>
<tr>
<td>6D</td>
<td>INSW</td>
<td>17,pm=10*/32**,vm=30</td>
<td>15,pm=9*/29**</td>
</tr>
<tr>
<td>6D</td>
<td>INSD</td>
<td>17,pm=10*/32**,vm=30</td>
<td>15,pm=9*/29**</td>
</tr>
</tbody>
</table>

*If CPL ≤ IOPL
**If CPL > IOPL or if in virtual 8086 mode

INS transfers data from the input port numbered by the DX register to the memory byte or word at ES:dest-index. The memory operand must be addressable from ES; no segment override is possible. The destination register is DI if the address-size attribute of the instruction is 16 bits, or EDI if the address-size attribute is 32 bits.
INS does not allow the specification of the port number as an immediate value. The port must be addressed through the DX register value. Load the correct value into DX before executing the INS instruction.

The destination address is determined by the contents of the destination index register. Load the correct index into the destination index register before executing INS.

After the transfer is made, DI or EDI advances automatically. If the direction flag is 0 (CLD was executed), DI or EDI increments; if the direction flag is 1 (STD was executed), DI or EDI decrements. DI increments or decrements by 1 if a byte is input, by 2 if a word is input, or by 4 if a double-word is input.

INSB, INSW and INSD are synonyms of the byte, word, and doubleword INS instructions. INS can be preceded by the REP prefix for block input of CX bytes or words. Refer to the REP instruction for details of this operation.

### INT

#### INTO

**Call to interrupt procedure**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CC</td>
<td>INT3</td>
<td>26</td>
<td>Interrupt 3–trap to debugger</td>
</tr>
<tr>
<td>CC</td>
<td>INT3</td>
<td>44</td>
<td>Interrupt 3–protected mode</td>
</tr>
<tr>
<td>CC</td>
<td>INT3</td>
<td>71</td>
<td>Interrupt 3–protected mode</td>
</tr>
<tr>
<td>CC</td>
<td>INT3</td>
<td>82</td>
<td>Interrupt 3–from V86 mode to PL0</td>
</tr>
<tr>
<td>CC</td>
<td>INT3</td>
<td>37+ts</td>
<td>Interrupt 3–protected mode</td>
</tr>
<tr>
<td>CD ib</td>
<td>INTimm8</td>
<td>30</td>
<td>Interrupt numbered by immediate byte</td>
</tr>
<tr>
<td>CD ib</td>
<td>INTimm8</td>
<td>44</td>
<td>Interrupt–protected mode</td>
</tr>
<tr>
<td>CD ib</td>
<td>INTimm8</td>
<td>77</td>
<td>Interrupt–protected mode</td>
</tr>
<tr>
<td>CD ib</td>
<td>INTimm8</td>
<td>86</td>
<td>Interrupt–from V86 mode to PL0</td>
</tr>
<tr>
<td>CD ib</td>
<td>INTimm8</td>
<td>37+ts</td>
<td>Interrupt–protected mode</td>
</tr>
<tr>
<td>CE</td>
<td>INTO</td>
<td>Pass:28</td>
<td>Interrupt 4–if overflow flag is 1</td>
</tr>
<tr>
<td>CE</td>
<td>INTO</td>
<td>Fail:3</td>
<td></td>
</tr>
<tr>
<td>CE</td>
<td>INTO</td>
<td>pm=59</td>
<td></td>
</tr>
<tr>
<td>CE</td>
<td>INTO</td>
<td>pm=99</td>
<td></td>
</tr>
<tr>
<td>CE</td>
<td>INTO</td>
<td>pm=119</td>
<td></td>
</tr>
<tr>
<td>CE</td>
<td>INTO</td>
<td>46</td>
<td>Interrupt 4–Protected mode</td>
</tr>
<tr>
<td>CE</td>
<td>INTO</td>
<td>73</td>
<td>Interrupt 4–Protected mode</td>
</tr>
<tr>
<td>CE</td>
<td>INTO</td>
<td>84</td>
<td>Interrupt 4–Protected mode</td>
</tr>
<tr>
<td>CE</td>
<td>INTO</td>
<td>39+ts</td>
<td>Interrupt 4–Protected mode</td>
</tr>
</tbody>
</table>

* Add one clock for each byte of the next instruction executed (80286 only).

The INT n instruction generates via software a call to an interrupt handler. The immediate operand, from 0 to 255, gives the index number into the interrupt descriptor table (IDT) of the interrupt routine to be called. In protected mode, the IDT consists of an array of eight-byte descriptors; the descriptor for the interrupt invoked must indicate an interrupt, trap,
or task gate. In real address mode, the IDT is an array of four byte-long pointers. In protected and real address modes, the base linear address of the IDT is defined by the contents of the IDTR.

The INTO conditional software instruction is identical to the INT n interrupt instruction except that the interrupt number is implicitly 4, and the interrupt is made if the 86, 286, or 386 overflow flag is set.

The first 32 interrupts are reserved by Intel for system use. Some of these interrupts are use for internally generated exceptions.

INT n generally behaves like a far call except that the flags register is pushed onto the stack before the return address. Interrupt procedures return via the IRET instruction, which pops the flags and return address from the stack.

In real address mode, INT n pushes the flags, CS and the return IP onto the stack, in that order, then jumps to the long pointer indexed by the interrupt number.

<table>
<thead>
<tr>
<th>INVD</th>
<th>Invalidate cache</th>
</tr>
</thead>
<tbody>
<tr>
<td>i486 processes and greater</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clock</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 08</td>
<td>INVD</td>
<td>4</td>
<td>Invalidate entire cache</td>
</tr>
</tbody>
</table>

The internal cache is flushed, and a special-function bus cycle is issued which indicates that external caches should also be flushed. Data held in write-back external caches is discarded.

Note: This instruction is implementation-dependent; its function might be implemented differently on future Intel processors.

It is the responsibility of hardware to respond to the external cache flush indication.

<table>
<thead>
<tr>
<th>INVLPG</th>
<th>Invalidate TLB entry</th>
</tr>
</thead>
<tbody>
<tr>
<td>i486 processes and greater</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clock</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 01/7</td>
<td>INVLPG m</td>
<td>12 for hit</td>
<td>Invalidate TLB entry</td>
</tr>
</tbody>
</table>
The INVLPG instruction is used to invalidate a single entry in the TLB, the cache used for table entries. If the TLB contains a valid entry that maps the address of the memory operand, that TLB entry is marked invalid.

In both protected mode and virtual 8086 mode, an invalid opcode is generated when used with a register operand.

Note: This instruction is implementation-dependent; its function might be implemented differently on future Intel processors.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>486</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>386</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>286</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>86</td>
<td></td>
</tr>
<tr>
<td>CF</td>
<td>IRETW</td>
<td>15</td>
<td>22, pm=38, 17, pm=31</td>
</tr>
<tr>
<td>CF</td>
<td>IRETW</td>
<td>36</td>
<td>pm=62</td>
</tr>
<tr>
<td>CF</td>
<td>IRETW</td>
<td>ts+32</td>
<td>ts</td>
</tr>
<tr>
<td>CF</td>
<td>IRETD</td>
<td>15</td>
<td>22, pm=38</td>
</tr>
<tr>
<td>CF</td>
<td>IRETD</td>
<td>36</td>
<td>pm=62</td>
</tr>
<tr>
<td>CF</td>
<td>IRETD</td>
<td>15</td>
<td>pm=60</td>
</tr>
<tr>
<td>CF</td>
<td>IRETD</td>
<td>ts+32</td>
<td>ts</td>
</tr>
<tr>
<td>CF</td>
<td>IRET</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* Add one clock, for each byte in the next instruction executed (80286 only).

In real address mode, IRET pops the instruction pointer, CS, and the flags register from the stack and resumes the interrupted routine.

In protected mode, the action of IRET depends on the setting of the nested task flag (NT) bit in the flag register. When popping the new flag image from the stack, the IOPL bits in the flag register are changed only when CPL equals 0.

If NT equals 0, IRET returns from an interrupt procedure without a task switch. The code returned to must be equally or less privileged than the interrupt routine (as indicated by the RPL bits of the CS selector popped from the stack). If the destination code is less privileged, IRET also pops the stack pointer and SS from the stack.

If NT equals 1, IRET reverses the operation of a CALL or INT that caused a task switch. The updated state of the task executing IRET is saved in its task state segment. If the task is re-entered later, the code that follows IRET is executed.
IRETW pops WORD-style (if you use VERSION T320 or higher). If you're using VERSION T310 or less, use IRET; IRETW replaces old functionality of IRET.

### Jcc

Jump if condition is met

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>486</th>
<th>386</th>
<th>286</th>
<th>86</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>77 cb</td>
<td>JA rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if above (CF=0 and ZF=0)</td>
</tr>
<tr>
<td>73 cb</td>
<td>JAE rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if above or equal (CF=0)</td>
</tr>
<tr>
<td>72 cb</td>
<td>JB rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if below (CF=1)</td>
</tr>
<tr>
<td>76 cb</td>
<td>JBE rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if below or equal (CF=1 or ZF=1)</td>
</tr>
<tr>
<td>72 cb</td>
<td>JC rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if carry (CF=1)</td>
</tr>
<tr>
<td>E3 cb</td>
<td>JCXZ rel8</td>
<td>3/1</td>
<td>9+m,5</td>
<td>8,4</td>
<td>18,6</td>
<td>Jump short if CX register is 0</td>
</tr>
<tr>
<td>E3 cb</td>
<td>JE rel8</td>
<td>3/1</td>
<td>9+m,5</td>
<td>8,4</td>
<td>18,6</td>
<td>Jump short if equal (ZF=1)</td>
</tr>
<tr>
<td>74 cb</td>
<td>JZ rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if less (SF=OF)</td>
</tr>
<tr>
<td>7F cb</td>
<td>JB rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if less or equal (ZF=1 or SF=OF)</td>
</tr>
<tr>
<td>7D cb</td>
<td>JGE rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if greater or equal (SF=OF)</td>
</tr>
<tr>
<td>7C cb</td>
<td>JL rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if less (SF&lt;&gt;OF)</td>
</tr>
<tr>
<td>7E cb</td>
<td>JLE rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if less or equal (ZF=1 and SF&lt;&gt;OF)</td>
</tr>
<tr>
<td>76 cb</td>
<td>JNA rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not above (CF=1 or ZF=1)</td>
</tr>
<tr>
<td>72 cb</td>
<td>JNAE rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not above or equal (CF=1)</td>
</tr>
<tr>
<td>73 cb</td>
<td>JNB rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not below (CF=0)</td>
</tr>
<tr>
<td>77 cb</td>
<td>JNBE rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not below or equal (CF=0 and ZF=0)</td>
</tr>
<tr>
<td>73 cb</td>
<td>JNC rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not carry (CF=0)</td>
</tr>
<tr>
<td>75 cb</td>
<td>JNE rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not equal (ZF=0)</td>
</tr>
<tr>
<td>7E cb</td>
<td>JNG rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not greater (ZF=1 or SF&lt;&gt;OF)</td>
</tr>
<tr>
<td>7C cb</td>
<td>JNGE rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not greater or equal (SF&lt;&gt;OF)</td>
</tr>
<tr>
<td>7D cb</td>
<td>JNL rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not less (SF=OF)</td>
</tr>
<tr>
<td>7F cb</td>
<td>JNLE rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not less or equal (ZF=0 and SF=OF)</td>
</tr>
<tr>
<td>71 cb</td>
<td>JNO rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not overflow (OF=0)</td>
</tr>
<tr>
<td>7B cb</td>
<td>JNP rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not parity (PF=0)</td>
</tr>
<tr>
<td>79 cb</td>
<td>JNS rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not sign (SF=0)</td>
</tr>
<tr>
<td>75 cb</td>
<td>JNZ rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if not zero (ZF=0)</td>
</tr>
<tr>
<td>70 cb</td>
<td>JO rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if overflow (OF=1)</td>
</tr>
<tr>
<td>7A cb</td>
<td>JP rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if parity (PF=1)</td>
</tr>
<tr>
<td>7A cb</td>
<td>JPE rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if parity even (PF=1)</td>
</tr>
<tr>
<td>7B cb</td>
<td>JPO rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if parity odd (PF=0)</td>
</tr>
<tr>
<td>7B cb</td>
<td>JS rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if sign (SF=1)</td>
</tr>
<tr>
<td>74 cb</td>
<td>JZ rel8</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump short if zero (ZF=1)</td>
</tr>
<tr>
<td>0F 87 cw/cd</td>
<td>JA rel16/32</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump near if above (CF=0 and ZF=0)</td>
</tr>
<tr>
<td>0F 83 cw/cd</td>
<td>JAE rel16/32</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump near if above or equal (CF=0)</td>
</tr>
<tr>
<td>0F 82 cw/cd</td>
<td>JB rel16/32</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump near if below (CF=1)</td>
</tr>
<tr>
<td>0F 86 cw/cd</td>
<td>JBE rel16/32</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump near if below or equal (CF=1 or ZF=1)</td>
</tr>
<tr>
<td>0F 82 cw/cd</td>
<td>JC rel16/32</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump near if carry (CF=1)</td>
</tr>
<tr>
<td>0F 84 cw/cd</td>
<td>JE rel16/32</td>
<td>3/1</td>
<td>7+m,3</td>
<td>7,3</td>
<td>16,4</td>
<td>Jump near if equal (ZF=1)</td>
</tr>
<tr>
<td>Opcode</td>
<td>Instruction</td>
<td>Clocks</td>
<td>Description</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>------------------</td>
<td>---------</td>
<td>--------------------------------------------</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 84 cw/cd</td>
<td>JZ rel16/32</td>
<td>3/1</td>
<td>Jump near if 0 (ZF=1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 8F cw/cd</td>
<td>JG rel16/32</td>
<td>3/1</td>
<td>Jump near if greater (ZF=0 and SF=OF)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 8D cw/cd</td>
<td>JGE rel16/32</td>
<td>3/1</td>
<td>Jump near if greater or equal (SF=OF)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 8C cw/cd</td>
<td>JLE rel16/32</td>
<td>3/1</td>
<td>Jump near if less (SF&lt;&gt;OF)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 8E cw/cd</td>
<td>JL rel16/32</td>
<td>3/1</td>
<td>Jump near if less (SF&lt;&gt;OF)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 86 cw/cd</td>
<td>JNA rel16/32</td>
<td>3/1</td>
<td>Jump near if not above (CF=1 or ZF=1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 82 cw/cd</td>
<td>JNAE rel16/32</td>
<td>3/1</td>
<td>Jump near if not above or equal (CF=1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 83 cw/cd</td>
<td>JNB rel16/32</td>
<td>3/1</td>
<td>Jump near if not below (CF=0 and ZF=0)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 87 cw/cd</td>
<td>JNBE rel16/32</td>
<td>3/1</td>
<td>Jump near if not below or equal (CF=0 and ZF=0)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 83 cw/cd</td>
<td>JNC rel16/32</td>
<td>3/1</td>
<td>Jump near if not carry and ZF=0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 85 cw/cd</td>
<td>JNE rel16/32</td>
<td>3/1</td>
<td>Jump near if not equal (ZF=0)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 8E cw/cd</td>
<td>JNG rel16/32</td>
<td>3/1</td>
<td>Jump near if not greater (ZF=1 or SF&lt;OF)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 8C cw/cd</td>
<td>JNGE rel16/32</td>
<td>3/1</td>
<td>Jump near if not greater or equal (SF&lt;OF)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 8D cw/cd</td>
<td>JNL rel16/32</td>
<td>3/1</td>
<td>Jump near if not less (SF=OF)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 8F cw/cd</td>
<td>JNLE rel16/32</td>
<td>3/1</td>
<td>Jump near if not less or equal (ZF=0 and SF=OF)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 81 cw/cd</td>
<td>JNO rel16/32</td>
<td>3/1</td>
<td>Jump near if not overflow (OF=0)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 8B cw/cd</td>
<td>JNP rel16/32</td>
<td>3/1</td>
<td>Jump near if not parity (PF=0)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 89 cw/cd</td>
<td>JNS rel16/32</td>
<td>3/1</td>
<td>Jump near if not sign (SF=0)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 85 cw/cd</td>
<td>JNZ rel16/32</td>
<td>3/1</td>
<td>Jump near if not zero (ZF=0)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 80 cw/cd</td>
<td>JO rel16/32</td>
<td>3/1</td>
<td>Jump near if overflow (OF=1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 8A cw/cd</td>
<td>JP rel16/32</td>
<td>3/1</td>
<td>Jump near if parity (PF=1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 8A cw/cd</td>
<td>JPE rel16/32</td>
<td>3/1</td>
<td>Jump near if parity even (PF=1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 8B cw/cd</td>
<td>JPO rel16/32</td>
<td>3/1</td>
<td>Jump near if parity odd (PF=0)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 88 cw/cd</td>
<td>JS rel16/32</td>
<td>3/1</td>
<td>Jump near if sign (SF=1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 84 cw/cd</td>
<td>JZ rel16/32</td>
<td>3/1</td>
<td>Jump near if zero (ZF=1)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* When a jump is taken, add one clock for every byte of the next instruction executed (80286 only).

Note: The first clock count is for the true condition (branch taken); the second clock count is for the false condition (branch not taken). rel16/32 indicates that these instructions map to two; one with a 16-bit relative displacement, the other with a 32-bit relative displacement, depending on the operand-size attribute of the instruction.

Conditional jumps (except JCXZ/JECXZ) test the flags which have been set by a previous instruction. The conditions for each mnemonic are given in parentheses after each description above. The terms "less" and "greater" are used for comparisons of signed integers; "above" and "below" are used for unsigned integers.

If the given condition is true, a jump is made to the location provided as the operand. Instruction coding is most efficient when the target for the conditional jump is in the current code segment and within -128 to +127 bytes of the next instruction's first byte. The jump can also target -32768 through +32767 (segment size attribute 16) or -2 to the 31st power +2 to the 31st power -1 (segment size attribute 32) relative to the next instruction's first byte. When the target for the conditional jump is in a different segment, use the opposite case of the jump instruction (that is, JE and JNE), and then access the target with an unconditional far jump to the other segment. For example, you cannot code...
JZ FARLABEL;
You must instead code

    JNZ BEYOND;
    JMP FARLABEL;

BEYOND:

Because there can be several ways to interpret a particular state of the flags, TASM provides more than one mnemonic for most of the conditional jump opcodes. For example, if you compared two characters in AX and want to jump if they are equal, use JE; or, if you ANDed AX with a bit field mask and only want to jump if the result is 0, use JZ, a synonym for JE.

JCXZ/JECXZ differs from other conditional jumps because it tests the contents of the CX or ECX register for 0, not the flags. JCXZ/JECXZ is useful at the beginning of a conditional loop that terminates with a conditional loop instruction (such as LOOPNE TARGET LABEL). The JCXZ/JECXZ prevents entering the loop with CX or ECX equal to zero, which would cause the loop to execute 64K or 32G times instead of zero times.

<table>
<thead>
<tr>
<th>opcode</th>
<th>instruction</th>
<th>clocks</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EB cb</td>
<td>JMP rel8</td>
<td>3 486</td>
<td>Jump short</td>
</tr>
<tr>
<td>E9 cw</td>
<td>JMP rel16</td>
<td>3 386</td>
<td>Jump near</td>
</tr>
<tr>
<td>FF /4</td>
<td>JMP r/m16</td>
<td>5/5 7+</td>
<td>Jump near indirect</td>
</tr>
<tr>
<td>EA cd</td>
<td>JMP ptr16:16</td>
<td>17pm=19 12+m, pm=27+m 11, pm=23 15</td>
<td>Jump intersegment, 4-byte immediate address</td>
</tr>
<tr>
<td>EA cd</td>
<td>JMP ptr16:16</td>
<td>32 pm=45+m 38</td>
<td>Jump to call gate, same privilege</td>
</tr>
<tr>
<td>EA cd</td>
<td>JMP ptr16:16</td>
<td>42+ts ts 175</td>
<td>Jump via task state segment</td>
</tr>
<tr>
<td>EA cd</td>
<td>JMP ptr16:16</td>
<td>43+ts ts 180 24+EA</td>
<td>Jump via task gate</td>
</tr>
<tr>
<td>FF /5</td>
<td>JMP m16:16</td>
<td>13, pm=18 43+m, pm=31+m 15, pm=26</td>
<td>Jump r/m16:16 indirect and intersegment</td>
</tr>
<tr>
<td>FF /5</td>
<td>JMP m16:16</td>
<td>31 pm=49+m 41</td>
<td>Jump to call gate, same privilege</td>
</tr>
<tr>
<td>FF /5</td>
<td>JMP m16:16</td>
<td>41+ts 5+ts 178</td>
<td>Jump via task state segment</td>
</tr>
<tr>
<td>FF /5</td>
<td>JMP m16:16</td>
<td>42+ts 5+ts 183</td>
<td>Jump via task gate</td>
</tr>
<tr>
<td>E9 cd</td>
<td>JMP rel32</td>
<td>3 7+m 183</td>
<td>Jump near</td>
</tr>
<tr>
<td>FF /4</td>
<td>JMP r/m32</td>
<td>5/5 7+m,10+m</td>
<td>Jump near</td>
</tr>
<tr>
<td>EA cp</td>
<td>JMP ptr16:32</td>
<td>13, pm=18 12+m, pm=27+m</td>
<td>Jump intersegment, 6-byte immediate address</td>
</tr>
</tbody>
</table>

PART 4, Processor instructions 91
<table>
<thead>
<tr>
<th>Opcode Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EA cp JMP ptr16:32</td>
<td>31</td>
<td>pm=45+m Jump to call gate, same privilege</td>
</tr>
<tr>
<td>EA cp JMP ptr16:32</td>
<td>42+ts</td>
<td>ts Jump via task state segment</td>
</tr>
<tr>
<td>EA cp JMP ptr16:32</td>
<td>43+ts</td>
<td>ts Jump via task gate</td>
</tr>
<tr>
<td>FF /5 JMP m16:32</td>
<td>13,pm=18 43+m, pm=31+m</td>
<td>Jump intersegment address at r/m dword</td>
</tr>
<tr>
<td>FF /5 JMP m16:32</td>
<td>31</td>
<td>pm=49+m Jump to call gate, same privilege</td>
</tr>
<tr>
<td>FF /5 JMP m16:32</td>
<td>41+ts</td>
<td>5 + ts Jump via task state segment</td>
</tr>
<tr>
<td>FF /5 JMP m16:32</td>
<td>42+ts</td>
<td>5 + ts Jump via task gate</td>
</tr>
</tbody>
</table>

* Add one clock for every byte of the next instruction executed (80286 only).

The JMP instruction transfers control to a different point in the instruction stream without recording return information.

The action of the various forms of the instruction are shown below.

Jumps with destinations of type r/m16, r/m32, rel16, and rel32 are near jumps and do not involve changing the segment register value.

The JMP rel16 and JMP rel32 forms of the instruction add an offset to the address of the instruction following the JMP to determine the destination. The rel16 form is used when the instruction's operand-size attribute is 16 bits (segment size attribute 16 only); rel32 is used when the operand-size attribute is 32 bits (segment size attribute 32 only). The result is stored in the 32-bit EIP register. With rel16, the upper 16 bits of EIP are cleared, which results in an offset whose value does not exceed 16 bits.

JMP r/m16 and JMP r/m32 specifies a register or memory location from which the absolute offset from the procedure is fetched. The offset fetched from r/m is 32 bits for an operand-size attribute of 32 bits (r/m32), or 16 bits for an operand-size attribute of 16 bits (r/m16).

The JMP ptr16:16 and ptr16:32 forms of the instruction use a four-byte or six-byte operand as a long pointer to the destination. The JMP m16:16 and m16:32 forms fetch the long pointer from the memory location specified (indirection). In real address mode or virtual 8086 mode, the long pointer provides 16 bits for the CS register and 16 or 32 bits for the EIP register (depending on the operand-size attribute). In protected mode, both long pointer forms consult the access rights (AR) byte in the descriptor indexed by the selector part of the long pointer. Depending on the value of the AR byte, the jump will perform one of the following types of control transfers:

- a jump to a code segment at the same privilege level
- a task switch

92 Turbo Assembler Quick Reference Guide
LAHF

Loads flags into AH register

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9F</td>
<td>LAHF</td>
<td>3 2 2 4</td>
<td>Load: AH = flags SF ZF xx AF xx PF xx CF</td>
</tr>
</tbody>
</table>

LAHF transfers the low byte of the flags word to AH. The bits, from MSB to LSB, are sign, zero, indeterminate, auxiliary carry, indeterminate, parity, indeterminate, and carry.

LAR

Load access rights byte

80286 and greater protected mode only

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 02/r</td>
<td>LAR r16/r/m16</td>
<td>11/11 15/16 14/16</td>
<td>r16←t/m16 masked by FF00</td>
</tr>
<tr>
<td>0F 02 /r</td>
<td>LAR r32,r/m32</td>
<td>11/11 15/16</td>
<td>r32←t/m32 masked by 00FxFF00</td>
</tr>
</tbody>
</table>

The LAR instruction stores a marked form of the second doubleword of the descriptor for the source selector if the selector is visible at the CPL (modified by the selector's RPL) and is a valid descriptor type. The destination register is loaded with the high-order doubleword of the descriptor masked by 00FxFF00, and ZF is set to 1. The x indicates that the four bits corresponding to the upper four bits of the limit are undefined in the value loaded by LAR. If the selector is invisible or of the wrong type, ZF is cleared.

If the 32-bit operand size is specified, the entire 32-bit value is loaded into the 32-bit destination register. If the 16-bit operand size is specified, the lower 16-bits of this value are stored in the 16-bit destination register.

All code and data segment descriptors are valid for LAR. (See your Intel manual for valid segment and gate descriptor types for LAR.)

LEA

Load effective address offset

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8D/r</td>
<td>LEA r16,m</td>
<td>1 2 3 2+EA</td>
<td>Store effective address for m in register r16</td>
</tr>
<tr>
<td>8D/r</td>
<td>LEA r32,m</td>
<td>1 2</td>
<td>Store effective address for m in register r32</td>
</tr>
</tbody>
</table>

PART 4, Processor Instructions
LEA calculates the effective address (offset part) and stores it in the specified register. The operand-size attribute of the instruction is determined by the chosen register. The address-size attribute is determined by the USE attribute of the segment containing the second operand. The address-size and operand-size attributes affect the action performed by LEA, as follows:

<table>
<thead>
<tr>
<th>Operand size</th>
<th>Address size</th>
<th>Action performed</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>16</td>
<td>16-bit effective address is calculated and stored in requested 16-bit register destination.</td>
</tr>
<tr>
<td>16</td>
<td>32</td>
<td>32-bit effective address is calculated. The lower 16 bits of the address are stored in the requested 16-bit register destination.</td>
</tr>
<tr>
<td>32</td>
<td>16</td>
<td>16-bit effective address is calculated. The 16-bit address is zero-extended and stored in the requested 32-bit register destination.</td>
</tr>
<tr>
<td>32</td>
<td>32</td>
<td>32-bit effective address is calculated and stored in the requested 32-bit register destination.</td>
</tr>
</tbody>
</table>

**LEAVE**

High-level procedure exit

80186 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C9</td>
<td>LEAVE</td>
<td>486 386 286</td>
<td>Set SP to BP</td>
</tr>
<tr>
<td>C9</td>
<td>LEAVE</td>
<td>486 386 286</td>
<td>Set ESP to EBP</td>
</tr>
</tbody>
</table>

LEAVE reverses the actions of the ENTER instruction. By copying the frame pointer to the stack pointer, LEAVE releases the stack space used by a procedure for its local variables. The old frame pointer is popped into BP or EBP, restoring the caller’s frame. A subsequent RET nn instruction removes any arguments pushed onto the stack of the exiting procedure.
**LGDT/LIDT**

Load global/interrupt descriptor table register

80286 and greater protected mode only

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 01 /2</td>
<td>LGDT m16&amp;32</td>
<td>11 11 11</td>
<td>Load m into global descriptor table register</td>
</tr>
<tr>
<td>0F 01 /3</td>
<td>LIDT m16&amp;32</td>
<td>11 11 12</td>
<td>Load m into interrupt descriptor table register</td>
</tr>
</tbody>
</table>

The LGDT and LIDT instructions load a linear base address and limit value from a six-byte data operand in memory into the GDTR or IDTR, respectively. If a 16-bit operand is used with LGDT or LIDT, the register is loaded with a 16-bit limit and a 24-bit base, and the high-order 8 bits of the 6-byte data operand are not used. If a 32-bit operand is used, a 16-bit limit and a 32-bit base is loaded; the high-order 8 bits of the 6-byte operand are used as high-order base address bits.

The SGDT and SIDT instructions always store into all 48 bits of the 6-byte data operand. With the 80286, the upper 8 bits are undefined after SGDT or SIDT is executed. With the 386, the upper 8 bits are written with the high-order 8 address bits, for both a 16-bit operand and a 32-bit operand. If LGDT or LIDT is used with a 16-bit operand to load the register stored by SGDT or SIDT, the upper 8 bits are stored as zeros.

LGDT and LIDT appear in operating system software; they are not used in application programs. They are the only instructions that directly load a linear address (i.e., not a segment relative address) in 386 protected mode.

**LGS**

Load full pointer

**LSS/LFS/LFS**

386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C5 /r</td>
<td>LDS r16,m16:16</td>
<td>6/12 7,pm=22 7,pm=21 16+EA</td>
<td>Load DS:r16 with pointer from memory</td>
</tr>
<tr>
<td>C5 /r</td>
<td>LDS r32,m16:32</td>
<td>6/12 7,pm=22</td>
<td>Load DS:r32 with pointer from memory</td>
</tr>
<tr>
<td>0F B2 /r</td>
<td>LSS r16,m16:16</td>
<td>6/12 7,pm=22</td>
<td>Load SS:r16 with pointer from memory</td>
</tr>
<tr>
<td>0F B2 /r</td>
<td>LSS r32,m16:32</td>
<td>6/12 7,pm=22</td>
<td>Load SS:r32 with pointer from memory</td>
</tr>
<tr>
<td>C4 /r</td>
<td>LES r16,m16:16</td>
<td>6/12 7,pm=22 7,pm=21 16+EA</td>
<td>Load ES:r16 with pointer from memory</td>
</tr>
<tr>
<td>C4 /r</td>
<td>LES r32,m16:32</td>
<td>6/12 7,pm=22</td>
<td>Load ES:r32 with pointer from memory</td>
</tr>
<tr>
<td>0F B4 /r</td>
<td>LFS r16,m16:16</td>
<td>6/12 7,pm=25</td>
<td>Load FS:r16 with pointer from memory</td>
</tr>
<tr>
<td>0F B4 /r</td>
<td>LFS r32,m16:32</td>
<td>6/12 7,pm=25</td>
<td>Load FS:r32 with pointer from memory</td>
</tr>
<tr>
<td>0F B5 /r</td>
<td>LGS r16,m16:16</td>
<td>6/12 7,pm=25</td>
<td>Load GS:r16 with pointer from memory</td>
</tr>
<tr>
<td>0F B5 /r</td>
<td>LGS r32,m16:32</td>
<td>6/12 7,pm=25</td>
<td>Load GS:r32 with pointer from memory</td>
</tr>
</tbody>
</table>

**PART 4, Processor instructions**

95
These instructions read a full pointer from memory and store it in the selected segment register: register pair. The full pointer loads 16 bits into the segment register SS, DS, ES, FS, or GS. The other register loads 32 bits if the operand-size attribute is 32 bits, or loads 16 bits if the operand-size attribute is 16 bits. The other 16- or 32-bit register to be loaded is determined by the r16 or r32 register operand specified.

When an assignment is made to one of the segment registers, the descriptor is also loaded into the segment register. The data for the register is obtained from the descriptor table entry for the selector given.

A null selector (values 0000-0003) can be loaded into DS, ES, FS, or GS registers without causing a protection exception. (Any subsequent reference to a segment whose corresponding segment register is loaded with a null selector to address memory causes a #GP(0) exception. No memory reference to the segment occurs.)

### LLDT

**Load local descriptor table register**

80286 and greater protected mode only

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 00</td>
<td>LLDT r/m16</td>
<td>11/11</td>
<td>Load selector r/m16 into LDTR</td>
</tr>
</tbody>
</table>

LLDT loads the local descriptor table register (LDTR). The word operand (memory or register) to LLDT should contain a selector to the global descriptor table (GDT). The GDT entry should be a local descriptor table. If so, then the LDTR is loaded from the entry. The descriptor registers DS, ES, SS, FS, GS, and CS are not affected. The LDT field in the task state segment does not change.

The selector operand can be 0; if so, the LDTR is marked invalid. All descriptor references (except by the LAR, VERR, VERW or LSL instructions) cause a #GP fault.

LLDT is used in operating system software; it is not used in application programs.
LMSW

Load machine status word
80286 and greater protected mode only

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 01</td>
<td>LMSW r/m 16</td>
<td>13/13</td>
<td>10/13 3/6</td>
</tr>
</tbody>
</table>

LMSW loads the machine status word (part of CR0) from the source operand. This instruction can be used to switch to protected mode; if so, it must be followed by an intrasegment jump to flush the instruction queue. LMSW will not switch back to real address mode.

LMSW is used only in operating system software. It is not used in application programs.

LOCK

Assert LOCK# signal prefix

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>LOCK</td>
<td>1 0 0 2</td>
<td>Assert LOCK# signal for the next instruction</td>
</tr>
</tbody>
</table>

The LOCK prefix causes the LOCK# signal of the CPU to be asserted during execution of the instruction that follows it. In a multiprocessor environment, this signal can be used to ensure that the CPU has exclusive use of any shared memory while LOCK# is asserted. The read-modify-write sequence typically used to implement test-and-set on the 386 is the BTS instruction.

On the 386 and i486, the LOCK prefix functions only with the following instructions:

- BT, BTS, BTR, BTC: mem, reg/imm
- XCHG: reg, mem
- XCHG: mem, reg
- ADD, OR, ADC, SBB, AND, SUB, XOR: mem, reg/imm
- NOT, NEG, INC, DEC: mem

An undefined opcode trap will be generated if a LOCK prefix is used with any instruction not listed above.

XCHG always asserts LOCK # regardless of the presence or absence of the LOCK prefix.
The integrity of the LOCK is not affected by the alignment of the memory field. Memory locking is observed for arbitrarily misaligned fields.

Locked access is not assured if another CPU processor is executing an instruction concurrently that has one of the following characteristics:

- Is not preceded by a LOCK prefix.
- Is not one of the instructions in the preceding list.
- Specifies a memory operand that does not exactly overlap the destination operand. Locking is not guaranteed for partial overlap, even if one memory operand is wholly contained within another.

<table>
<thead>
<tr>
<th>LODS</th>
<th>Load string operand</th>
</tr>
</thead>
<tbody>
<tr>
<td>LODSB</td>
<td>LODSD 386 processors and greater</td>
</tr>
<tr>
<td>LODSW</td>
<td></td>
</tr>
<tr>
<td>LODSD</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>486</td>
<td>386</td>
</tr>
<tr>
<td>AC</td>
<td>LODS m18</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>AD</td>
<td>LODS m16</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>AD</td>
<td>LODS m32</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>AC</td>
<td>LODSB</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>AD</td>
<td>LODSW</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>AD</td>
<td>LODSD5</td>
<td>5</td>
<td></td>
</tr>
</tbody>
</table>

LODS loads the AL, AX, or EAX register with the memory byte, word, or doubleword at the location pointed to by the source-index register. After the transfer is made, the source-index register is automatically advanced. If the direction flag is 0 (CLD was executed), the source index increments; if the direction flag is 1 (STD was executed), it decrements. The increment or decrement is 1 if a byte is loaded, 2 if a word is loaded, or 4 if a doubleword is loaded.

If the address-size attribute for this instruction is 16 bits, SI is used for the source-index register; otherwise the address-size attribute is 32 bits, and the ESI register is used. The address of the source data is determined solely by the contents of ESI/SI. Load the correct index value into SI before executing the LODS instruction. LODSB, LODSW, LODSD are synonyms for the byte, word, and doubleword LODS instructions.

LODS can be preceded by the REP prefix; however, LODS is used more typically within a LOOP construct, because further processing of the data moved into EAX, AX, or AL is usually necessary.
LOOP
LOOPcond
Loop control with CX counter
Loop control with CX/ECX counter
386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>486 386 286 86</td>
<td></td>
</tr>
<tr>
<td>E2 cb</td>
<td>LOOP rel8</td>
<td>2,6 11+m 8,nej=4 17,nej=5</td>
<td>DEC Count; jump short if Count 0</td>
</tr>
<tr>
<td>E1 cb</td>
<td>LOOPE rel8</td>
<td>9,6 11+m 8,nej=4 18,nej=6</td>
<td>DEC Count; jump short if Count 0 and ZF=1</td>
</tr>
<tr>
<td>E1 cb</td>
<td>LOOPZ rel8</td>
<td>9,6 11+m 8,nej=4 18,nej=6</td>
<td>DEC Count; jump short if Count 0 and ZF=1</td>
</tr>
<tr>
<td>E0 cb</td>
<td>LOOPNE rel8</td>
<td>9,6 11+m 8,nej=4 19,nej=5</td>
<td>DEC Count; jump short if Count 0 and ZF=0</td>
</tr>
<tr>
<td>E0 cb</td>
<td>LOOPNZ rel8</td>
<td>9,6 11+m 8,nej=4 19,nej=5</td>
<td>DEC Count; jump short if Count 0 and ZF=0</td>
</tr>
</tbody>
</table>

LOOP decrements the count register without changing any of the flags. Conditions are then checked for the form of LOOP being used. If the conditions are met, a short jump is made to the label given by the operand to LOOP. If the address-size attribute is 16 bits, the CX register is used as the count register; otherwise the ECX register is used (386 only). The operand of LOOP must be in the range from 128 (decimal) bytes before the instruction to 127 bytes ahead of the instruction.

The LOOP instructions provide iteration control and combine loop index management with conditional branching. Use the LOOP instruction by loading an unsigned iteration count into the count register, then code the LOOP at the end of a series of instructions to be iterated. The destination of LOOP is a label that points to the beginning of the iteration.

LSL
Load segment limit
80286 and greater protected mode only

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>486 386 286</td>
<td></td>
</tr>
<tr>
<td>0F 03 /r</td>
<td>LSL r16,r/m16</td>
<td>10/10 pm=20/21 14/16</td>
<td>Load: r16←segment limit, selector r/m16 (byte granular)</td>
</tr>
<tr>
<td>0F 03 /r</td>
<td>LSL r32,r/m32</td>
<td>10/10 pm=20/21</td>
<td>Load: r32←segment limit, segment limit, selector r/m32 (byte granular)</td>
</tr>
<tr>
<td>0F 03 /r</td>
<td>LSL r16,r/m16</td>
<td>10/10 pm=25/26 14/16</td>
<td>Load: r16←segment limit, segment limit, selector r/m16 (page granular)</td>
</tr>
<tr>
<td>0F 03 /r</td>
<td>LSL r32,r/m32</td>
<td>10/10 pm=26/26</td>
<td>Load: r32←segment limit selector r/m32 (page granular)</td>
</tr>
</tbody>
</table>

The LSL instruction loads a register with an unscrambled segment limit, and sets ZF to 1, provided that the source selector is visible at the CPL weakened by RPL, and that the descriptor is a type accepted by LSL. Otherwise, ZF is cleared to 0, and the destination register is unchanged. The
segment limit is loaded as a byte granular value. If the descriptor has a page granular segment limit, LSL will translate it to a byte limit before loading it in the destination register (shift left 12 the 20-bit "raw" limit from descriptor, then OR with 00000000).

The 32-bit forms of this instruction store the 32-bit byte granular limit in the 16-bit destination register.

Code and data segment descriptors are valid for LSL.

---

**LTR**

Load task register

80286 and greater protected mode only

---

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 00 /3</td>
<td>LTR r/m16</td>
<td>20/20, pm=23/27</td>
<td>Load EA word into task register</td>
</tr>
</tbody>
</table>

LTR loads the task register from the source register or memory location specified by the operand. The loaded task state segment is marked busy. A task switch does not occur.

LTR is used only in operating system software; it is not used in application programs.

---

**MOV**

Move data

---

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>88 /r</td>
<td>MOV r/m8,r8</td>
<td>1</td>
<td>Move byte register into r/m byte</td>
</tr>
<tr>
<td>89 /r</td>
<td>MOV r/m16,r16</td>
<td>1</td>
<td>Move word register into r/m word</td>
</tr>
<tr>
<td>89 /r</td>
<td>MOV r/m32,r32</td>
<td>1</td>
<td>Move dword register to r/m dword</td>
</tr>
<tr>
<td>8A /r</td>
<td>MOV r8,r/m8</td>
<td>1</td>
<td>Move r/m byte into byte register</td>
</tr>
<tr>
<td>8B /r</td>
<td>MOV r16,r/m16</td>
<td>1</td>
<td>Move r/m word into word register</td>
</tr>
<tr>
<td>8B /r</td>
<td>MOV r32,r/m32</td>
<td>1</td>
<td>Move r/m dword into dword register</td>
</tr>
<tr>
<td>8C /r</td>
<td>MOV r/m16,Sreg</td>
<td>3/3</td>
<td>Move segment register to r/m register</td>
</tr>
<tr>
<td>8D /r</td>
<td>MOV Sreg,r/m16</td>
<td>3/9</td>
<td>Move r/m word to segment register</td>
</tr>
<tr>
<td>A0</td>
<td>MOV AL,moffs8</td>
<td>1</td>
<td>Move byte at (seg:offset) to AX</td>
</tr>
<tr>
<td>A1</td>
<td>MOV AX,moffs16</td>
<td>1</td>
<td>Move word at (seg:offset) to AX</td>
</tr>
<tr>
<td>A1</td>
<td>MOV EAX,moffs32</td>
<td>1</td>
<td>Move dword at (seg:offset) to EAX</td>
</tr>
<tr>
<td>A2</td>
<td>MOV moffs8,AL</td>
<td>1</td>
<td>Move AL to (seg:offset)</td>
</tr>
<tr>
<td>A3</td>
<td>MOV moffs16,AX</td>
<td>1</td>
<td>Move AX to (seg:offset)</td>
</tr>
<tr>
<td>A3</td>
<td>MOV moffs32,EAX</td>
<td>1</td>
<td>Move EAX to (seg:offset)</td>
</tr>
<tr>
<td>B0+ rb</td>
<td>MOV reg8,imm8</td>
<td>1</td>
<td>Move immediate byte to register</td>
</tr>
<tr>
<td>B8+ rw</td>
<td>MOV reg16,imm16</td>
<td>1</td>
<td>Move immediate word to register</td>
</tr>
<tr>
<td>B8+rd</td>
<td>MOV reg32,imm32</td>
<td>1</td>
<td>Move immediate dword to register</td>
</tr>
</tbody>
</table>
Opcode Instruction Clocks Description

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C6</td>
<td>MOV r/m8,imm8</td>
<td>1 2/2 2/3 4/10+EA</td>
<td>Move immediate byte to r/m byte</td>
</tr>
<tr>
<td>C7</td>
<td>MOV r/m16,imm16</td>
<td>1 2/2 2/3 4/10+EA</td>
<td>Move immediate word to r/m word</td>
</tr>
<tr>
<td>C7</td>
<td>MOV r/m32,imm32</td>
<td>1 2/2</td>
<td>Move immediate dword to r/m dword</td>
</tr>
</tbody>
</table>

MOV copies the second operand to the first operand.

If the destination operand is a segment register (DS, ES, SS, etc.), then data from a descriptor is also loaded into the register. The data for the register is obtained from the descriptor table entry for the selector given. A null selector (values 0000-0003) can be loaded into DS and ES registers without causing an exception; however, use of DS or ES causes a #GP(0), and no memory reference occurs.

A MOV into SS inhibits all interrupts until after the execution of the next instruction (which is presumably a MOV into eSP).

MOV
Move to/from special registers
386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 22 /r</td>
<td>MOV,CR0,r32</td>
<td>16</td>
<td>Move (register) to (control register)</td>
</tr>
<tr>
<td>0F 20 /r</td>
<td>MOV r32,CR0/CR2/CR3/CR4</td>
<td>4 6</td>
<td>Move (control register) to (register)</td>
</tr>
<tr>
<td>0F 22 /r</td>
<td>MOV CR0/CR2/CR3/CR4,r32</td>
<td>4 10/4/5</td>
<td></td>
</tr>
<tr>
<td>0F 21 /r</td>
<td>MOV r32,DR0 - 3</td>
<td>10 22</td>
<td>Move (debug register) to (register)</td>
</tr>
<tr>
<td>0F 21 /r</td>
<td>MOV r32,DR6/DR7</td>
<td>10 14</td>
<td>Move (debug register) to (register)</td>
</tr>
<tr>
<td>0F 23 /r</td>
<td>MOV DR0 - 3,r32</td>
<td>11 22</td>
<td>Move (register) to (debug register)</td>
</tr>
<tr>
<td>0F 23 /r</td>
<td>MOV DR6/DR7,r32</td>
<td>11 16</td>
<td>Move (register) to (debug register)</td>
</tr>
<tr>
<td>0F 24 /r</td>
<td>MOV r32,TR6/TR7</td>
<td>4 12</td>
<td>Move (test register) to (register)</td>
</tr>
<tr>
<td>0F 26 /r</td>
<td>MOV TR6/TR7,r32</td>
<td>4 12</td>
<td>Move (register) to (test register)</td>
</tr>
<tr>
<td>0F 24 /r</td>
<td>MOV r32,TR3</td>
<td>3</td>
<td>Move (registers) to (test register3)</td>
</tr>
</tbody>
</table>

These forms of MOV store or load the following special registers in or from a general-purpose register:

- Control Registers CRO, CR2, CR3, and CR4 (CR4 only on Pentium)
- Debug Registers DRO, DR1, DR2, DR3, DR6, and DR7
- Test Registers TR3, TR4, TR5, TR6, and TR7 (not valid on Pentium)

32-bit operands are always used with these instructions, regardless of the operand-size attribute.
MOVS | Move data from string to string
---|---

**MOVSB** | 386 processors and greater

---

**MOVSW** | 386 processors and greater

---

**MOVSX** | Move with sign-extend
---

### Opcode Instruction Clocks Description

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>486</td>
<td>386</td>
<td>286</td>
<td>66</td>
</tr>
<tr>
<td>A4</td>
<td>MOV m8,m8</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>A5</td>
<td>MOV m16,m16</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>A5</td>
<td>MOVm32,m32</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>A4</td>
<td>MOVSB</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>A5</td>
<td>MOVSW</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>A5</td>
<td>MOVSX</td>
<td>7</td>
<td>7</td>
</tr>
</tbody>
</table>

MOVX copies the byte or word at [E]SI to the byte or word at ES: [E]DI. The destination operand must be addressable from the ES register; no segment override is possible for the destination. A segment override can be used for the source operand; the default is DS.

The addresses of the source and destination are determined solely by the contents of (E)SI and (E)DI. Load the correct index values into (E)SI and (E)DI before executing the MOVX instruction. MOVX, MOVSW, and MOVSD are synonyms for the byte, word, and doubleword MOVX instructions.

After the data is moved, both (E)SI and (E)DI are advanced automatically. If the direction flag is 0 (CLD was executed), the registers are incremented; if the direction flag is 1 (STD was executed), the registers are decremented. The registers are incremented or decremented by 1 if a byte was moved, 2 if a word was moved, or 4 if a doubleword was moved.

MOVX can be preceded by the REP prefix for block movement of CX bytes or words. Refer to the REP instruction for details of this operation.

### Opcode Instruction Clocks Description

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>486</td>
<td>386</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F BE</td>
<td>MOVX r16,r/m8</td>
<td>3/3</td>
<td>3/6</td>
</tr>
<tr>
<td>0F BE</td>
<td>MOVX r32,r/m8</td>
<td>3/3</td>
<td>3/6</td>
</tr>
<tr>
<td>0F BE</td>
<td>MOVX r32,r/m16</td>
<td>3/3</td>
<td>3/6</td>
</tr>
</tbody>
</table>

MOVX reads the contents of the effective address or register as a byte or a word, sign-extends the value to the operand-size attribute of the instruction (16 or 32 bits), and stores the result in the destination register.
MOVZX

Move with zero-extend
386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F B6 /r</td>
<td>MOVZX r16,r/m8</td>
<td>3/3 3/6</td>
<td>Move byte to word with zero extend</td>
</tr>
<tr>
<td>0F B6 /r</td>
<td>MOVZX r32,r/m8</td>
<td>3/3 3/6</td>
<td>Move byte to dword</td>
</tr>
<tr>
<td>0F B7 /r</td>
<td>MOVZX r32,r/m16</td>
<td>3/3 3/6</td>
<td>Move word to dword</td>
</tr>
</tbody>
</table>

MOVZX reads the contents of the effective address or register as a byte or a word, zero extends the value to the operand-size attribute of the instruction (16 or 32 bits), and stores the result in the destination register.

MUL

Unsigned multiplication of AL or AX

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F6 /4</td>
<td>MUL r/m8</td>
<td>13/18, 13/18</td>
<td>9-14/ 12-17</td>
</tr>
<tr>
<td>F7 /4</td>
<td>MUL r/m16</td>
<td>13/26, 13/26</td>
<td>9-22/ 12-25</td>
</tr>
<tr>
<td>F7 /4</td>
<td>MUL r/m32</td>
<td>13/42, 13/42</td>
<td>9-38/ 12-41</td>
</tr>
</tbody>
</table>

MUL performs unsigned multiplication. Its actions depend on the size of its operand, as follows:

- A byte operand is multiplied by AL; the result is left in AX. The carry and overflow flags are set to 0 if AH is 0; otherwise, they are set to 1.
- A word operand is multiplied by AX; the result is left in DX: AX. DX contains the high-order 16 bits of the product. The carry and overflow flags are set to 0 if DX is 0; otherwise, they are set to 1.
- A doubleword operand is multiplied by EAX and the result is left in EDX:EAX. EDX contains the high-order 32 bits of the product. The carry and overflow flags are set to 0 if EDX is 0; otherwise, they are set to 1 (386 only).
NEG

Two's complement negation

Opcode Instruction Clocks Description

F6/3 NEG r/m8 1/3 2/6 2/7 3/16+EA Two's complement negate r/m byte
F7/3 NEG r/m16 1/3 2/6 2/7 3/16+EA Two's complement negate r/m word
F7/3 NEG r/m32 1/3 2/6 Two's complement negate r/m dword

NEG replaces the value of a register or memory operand with its two's complement. The operand is subtracted from zero, and the result is placed in the operand.

The carry flag is set to 1, unless the operand is zero, in which case the carry flag is cleared to 0.

NOP

No operation

Opcode Instruction Clocks Description

F6/2 NOT r/m8 1/3 2/6 2/7 3/16+EA Reverse each bit of r/m byte
F7/2 NOT r/m16 1/3 2/6 2/7 3/16+EA Reverse each bit of r/m word
F7/2 NOT r/m32 1/3 2/6 2/7 Reverse each bit of r/m dword

NOT

One's complement negation

Opcode Instruction Clocks Description

NOT inverts the operand; every 1 becomes a 0, and vice versa.
### Logical inclusive OR

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0C ib</td>
<td>OR AL,imm8</td>
<td>486 386 286 86</td>
<td>OR immediate byte to AL</td>
</tr>
<tr>
<td>0D iw</td>
<td>OR AX,imm16</td>
<td>1 2 3 4</td>
<td>OR immediate word to AX</td>
</tr>
<tr>
<td>0D id</td>
<td>OR EAX,imm32</td>
<td>1 2</td>
<td>OR immediate dword to EAX</td>
</tr>
<tr>
<td>80 /1 ib</td>
<td>OR r/m8,imm8</td>
<td>1/3 2/7 3/7 4/17+EA</td>
<td>OR immediate byte to r/m byte</td>
</tr>
<tr>
<td>81 /1 iw</td>
<td>OR r/m16,imm16</td>
<td>1/3 2/7 3/7 4/17+EA</td>
<td>OR immediate word to r/m word</td>
</tr>
<tr>
<td>81 /1 id</td>
<td>OR r/m32,imm32</td>
<td>1/3 2/7</td>
<td>OR immediate dword to r/m dword</td>
</tr>
<tr>
<td>83 /1 ib</td>
<td>OR r/m16,imm8</td>
<td>1/3 2/7</td>
<td>OR sign-extended immediate byte with r/m word</td>
</tr>
<tr>
<td>83 /1 ib</td>
<td>OR r/m32,imm8</td>
<td>1/3 2/7</td>
<td>OR sign-extended immediate byte with r/m dword</td>
</tr>
<tr>
<td>08 /r</td>
<td>OR r/m8,r8</td>
<td>1/3 2/5 2/7 3/16+EA</td>
<td>OR byte register to r/m byte</td>
</tr>
<tr>
<td>09 /r</td>
<td>OR r/m16,r16</td>
<td>1/3 2/8 2/7 3/16+EA</td>
<td>OR word register to r/m word</td>
</tr>
<tr>
<td>09 /r</td>
<td>OR r/m32,r32</td>
<td>1/3 2/6</td>
<td>OR dword register to r/m dword</td>
</tr>
<tr>
<td>0A /r</td>
<td>OR r8,r/m8</td>
<td>1/2 2/7 2/7 3/9+EA</td>
<td>OR byte register to r/m byte</td>
</tr>
<tr>
<td>0B /r</td>
<td>OR r16,r/m16</td>
<td>1/2 2/7 2/7 3/9+EA</td>
<td>OR word register to r/m word</td>
</tr>
<tr>
<td>0B /r</td>
<td>OR r32,r/m32</td>
<td>1/2 2/7</td>
<td>OR dword register to r/m word</td>
</tr>
</tbody>
</table>

OR computes the inclusive OR of its two operands and places the result in the first operand. Each bit of the result is 0 if both corresponding bits of the operands are 0; otherwise, each bit is 1.

The optimized form of OR is SETFLAG (see Part 3).

### Output to port

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E6 ib</td>
<td>OUT imm8,AL</td>
<td>486 386 286 86</td>
<td>Output byte AL to immediate port number</td>
</tr>
<tr>
<td>E7 ib</td>
<td>OUT imm8,AX</td>
<td>16,pm=11<em>31**,vm=29 10,pm=4</em>24**</td>
<td>Output word AX to immediate port number</td>
</tr>
<tr>
<td>E7 ib</td>
<td>OUT imm8,EAX</td>
<td>16,pm=11<em>31**,vm=29 10,pm=4</em>24**</td>
<td>Output dword EAX to immediate port number</td>
</tr>
<tr>
<td>EE</td>
<td>OUT DX,AL</td>
<td>16,pm=11<em>31**,vm=29 11,pm=5</em>25**</td>
<td>Output byte AL to port number in DX</td>
</tr>
<tr>
<td>EF</td>
<td>OUT AX,DX</td>
<td>16,pm=11<em>31**,vm=29 11,pm=5</em>25**</td>
<td>Output word AX to port number in DX</td>
</tr>
<tr>
<td>EF</td>
<td>OUT DX,EAX</td>
<td>16,pm=11<em>31**,vm=29 11,pm=5</em>25**</td>
<td>Output dword EAX to port number in DX</td>
</tr>
</tbody>
</table>

* If CPL < IOPL
** If CPL > IOPL or if in virtual 8086 mode
OUT transfers a data byte or data word from the register (AL, AX, or EAX) given as the second operand to the output port numbered by the first operand. Output to any port from 0 to 65535 is performed by placing the port number in the DX register and then using an OUT instruction with DX as the first operand. If the instruction contains an eight-bit port ID, that value is zero-extended to 16 bits.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>6E</td>
<td>OUTS DX,m8</td>
<td>486</td>
<td>Output byte [(E)SI] to port in DX</td>
</tr>
<tr>
<td>6F</td>
<td>OUTS DX,m16</td>
<td>396</td>
<td>Output word [(E)SI] to port in DX</td>
</tr>
<tr>
<td>6F</td>
<td>OUTS DX,m32</td>
<td>286</td>
<td>Output dword [(E)SI] to port in DX</td>
</tr>
<tr>
<td>6E</td>
<td>OUTSB</td>
<td>17,pm=32**,vm=30,pm=8** 5</td>
<td>Output byte DS:[(E)SI] to port in DX</td>
</tr>
<tr>
<td>6F</td>
<td>OUTSW</td>
<td>17,pm=32**,vm=30,pm=8** 5</td>
<td>Output word DS:[(E)SI] to port number in DX</td>
</tr>
<tr>
<td>6F</td>
<td>OUTSD</td>
<td>17,pm=32**,vm=30,pm=8** 5</td>
<td>Output dword DS:[(E)SI] to port in DX</td>
</tr>
</tbody>
</table>

OUTS transfers data from the memory byte, word, or doubleword at the source-index register to the output port addressed by the DX register. If the address-size attribute for this instruction is 16 bits, SI is used for the source-index register; otherwise, the address-size attribute is 32 bits, and ESI is used for the source-index register.

OUTS does not allow specification of the port number as an immediate value. The port must be addressed through the DX register value. Load the correct value into DX before executing the OUTS instruction.

The address of the source data is determined by the contents of source-index register. Load the correct index value into SI or ESI before executing the OUTS instruction.

After the transfer, source-index register is advanced automatically. If the direction flag is 0 (CLD was executed), the source-index register is incremented; if the direction flag is 1 (STD was executed), it is decremented. The amount of the increment or decrement is 1 if a byte is output, 2 if a word is output, or 4 if a doubleword is output.

OUTSB, OUTSW, and OUTSD are synonyms for the byte, word, and doubleword OUTS instructions. OUTS can be preceded by the REP prefix for...
block output of CX bytes or words. Refer to the REP instruction for details on this operation.

---

**POP**

Pop a word from the stack

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8F:0</td>
<td>POP m16</td>
<td>496</td>
<td>Pop top of stack into memory word</td>
</tr>
<tr>
<td>8F:0</td>
<td>POP m32</td>
<td>386</td>
<td>Pop top of stack into memory dword</td>
</tr>
<tr>
<td>58+rw</td>
<td>POP r16</td>
<td>286</td>
<td>Pop top of stack into word register</td>
</tr>
<tr>
<td>58+rd</td>
<td>POP r32</td>
<td>17+EA</td>
<td>Pop top of stack into dword register</td>
</tr>
<tr>
<td>07</td>
<td>POP ES</td>
<td>6</td>
<td>Pop top of stack into ES</td>
</tr>
<tr>
<td>17</td>
<td>POP SS</td>
<td>5</td>
<td>Pop top of stack into SS</td>
</tr>
<tr>
<td>0F A1</td>
<td>POP FS</td>
<td>5</td>
<td>Pop top of stack into FS</td>
</tr>
<tr>
<td>0F A9</td>
<td>POP GS</td>
<td>4</td>
<td>Pop top of stack into GS</td>
</tr>
</tbody>
</table>

POP replaces the previous contents of the memory, the register, or the segment register operand with the word on the top of the stack, addressed by SS:SP (address-size attribute of 16 bits) or SS:ESP (address-size attribute of 32 bits). The stack pointer SP is incremented by 2 for an operand-size of 16 bits or by 4 for an operand-size of 32 bits. It then points to the new top of stack.

POP CS is not an instruction. Popping from the stack into the CS register is accomplished with a RET instruction.

If the destination operand is a segment register (DS, ES, FS, GS, or SS), the value popped must be a selector. In protected mode, loading the selector initiates automatic loading of the descriptor information associated with that selector into the hidden part of the segment register; loading also initiates validation of both the selector and the descriptor information.

A null value (0000-0003) may be popped into the DS, ES, FS, or GS register without causing a protection exception. An attempt to reference a segment whose corresponding segment register is loaded with a null value causes a general protection fault. No memory reference occurs. The saved value of the segment register is null.

A POP SS instruction inhibits all interrupts, including NMI, until after execution of the next instruction. This allows sequential execution of POP SS and POP ESP instructions without danger of having an invalid stack during an interrupt. However, use of the LSS instruction is the preferred method of loading the SS and ESP registers.

Note: Turbo Assembler extends the syntax of the POP instruction to facilitate popping multiple items in sequence. The items popped can include...
any legal POP value, including registers, immediate values, and memory locations. This feature does not actually affect the code generated.

**POPA**

Pop all general registers

**POPAD**

POPA 80186 processors and greater

**POPAW**

POPAD 386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>61</td>
<td>POPA</td>
<td>9 24 19</td>
<td>Pop DI, SI, BP, BX, DX, CX, AX</td>
</tr>
<tr>
<td>61</td>
<td>POPAD</td>
<td>9 24</td>
<td>Pop EDI, ESI, EBP, EBX, EDX, ECX, EAX</td>
</tr>
<tr>
<td>61</td>
<td>POPAW</td>
<td>9 24 19</td>
<td>Pop DI, SI, BP, BX, DX, CX, AX</td>
</tr>
</tbody>
</table>

**POPA** pops the eight 16- or 32-bit general registers depending on the segment size. However, the SP value is discarded instead of loaded into SP. **POPA** reverses a previous PUSHA, restoring the general registers to their values before PUSHA was executed. The first register popped is DI.

**POPAD** pops the eight 32-bit general registers. The ESP value is discarded instead of loaded into ESP. **POPAD** reverses the previous PUSHAD, restoring the general registers to their values before PUSHAD was executed. The first register popped is EDI.

**POPAW** pops WORD-sized registers. (Can only be used for VERSION T320 or higher.)

**POPF**

Pop from stack into FLAGS or EFLAGS register

**POPF**

POPF 386 processors and greater

**POPF**

POPF 686 processors and greater

**POPF**

POPFW 686 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9D</td>
<td>POPF</td>
<td>9,pm=6 5 5 8</td>
<td>Pop top of stack into FLAGS</td>
</tr>
<tr>
<td>9D</td>
<td>POPFD</td>
<td>9,pm=6 5 5 8</td>
<td>Pop top of stack into EFLAGS</td>
</tr>
<tr>
<td>9D</td>
<td>POPFW</td>
<td>9,pm=6 5 5 8</td>
<td>Pop top of stack into EFLAGS</td>
</tr>
</tbody>
</table>

**POPF**/**POPF** pops the word or doubleword on the top of the stack and stores the value in the flags register. If the operand-size attribute of the instruction is 16 bits, then a word is popped and the value is stored in FLAGS. If the operand-size attribute is 32 bits, then a doubleword is popped and the value is stored in EFLAGS.

Note that bits 16 and 17 of EFLAGS, called VM and RF, respectively, are not affected by **POPF** or **POPF**.
The I/O privilege level is altered only when executing at privilege level 0. The interrupt flag is altered only when executing at a level at least as privileged as the I/O privilege level. (Real-address mode is equivalent to privilege level 0.) If a POPF instruction is executed with insufficient privilege, an exception does not occur, but the privileged bits do not change.

POPFW always pops into FLAGS WORD-style. (Can only be used for VERSION T320 or higher.)

**PUSH**

Push operand onto the stack

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FF</td>
<td>PUSH m16</td>
<td>4</td>
<td>Push memory word</td>
</tr>
<tr>
<td>FF</td>
<td>PUSH m32</td>
<td>4</td>
<td>Push memory dword</td>
</tr>
<tr>
<td>50+</td>
<td>PUSH r16</td>
<td>1 2 3 11</td>
<td>Push register word</td>
</tr>
<tr>
<td>50+</td>
<td>PUSH r32</td>
<td>1 2</td>
<td>Push register dword</td>
</tr>
<tr>
<td>6A</td>
<td>PUSH imm8</td>
<td>1 2 3 11</td>
<td>Push immediate byte</td>
</tr>
<tr>
<td>6B</td>
<td>PUSH imm16</td>
<td>1 2 3 11</td>
<td>Push immediate word</td>
</tr>
<tr>
<td>6B</td>
<td>PUSH imm32</td>
<td>1 2</td>
<td>Push immediate dword</td>
</tr>
<tr>
<td>0E</td>
<td>PUSH CS</td>
<td>3 2 3 10</td>
<td>Push CS</td>
</tr>
<tr>
<td>16</td>
<td>PUSH SS</td>
<td>3 2 3 10</td>
<td>Push SS</td>
</tr>
<tr>
<td>1E</td>
<td>PUSH DS</td>
<td>3 2 3 10</td>
<td>Push DS</td>
</tr>
<tr>
<td>06</td>
<td>PUSH ES</td>
<td>3 2</td>
<td>Push ES</td>
</tr>
<tr>
<td>0F A0</td>
<td>PUSH FS</td>
<td>3 2</td>
<td>Push FS</td>
</tr>
<tr>
<td>0F A8</td>
<td>PUSH GS</td>
<td>3 2</td>
<td>Push GS</td>
</tr>
</tbody>
</table>

PUSH decrements the stack pointer by 2 if the operand-size attribute of the instruction is 16 bits; otherwise, it decrements the stack pointer by 4. PUSH then places the operand on the new top of stack, which is pointed to by the stack pointer.

The 386 PUSH ESP instruction pushes the value of the ESP as it existed before the instruction. The 80286 PUSH SP instruction also pushes the value of SP as it existed before the instruction. This differs from the 8086, where PUSH SP pushes the new value (decremented by 2).

**Note:** Turbo Assembler extends the syntax of the PUSH instruction to facilitate pushing multiple items in sequence. The items pushed can include any legal PUSH value, including registers, immediate values, and memory locations. This feature does not actually affect the code generated. In addition, the PUSH instruction allows constant arguments even when generating code for the 8086 processor. Such instructions are replaced in the object code by a 10-byte sequence that simulates the 80186/286/386 PUSH immediate value instruction.
PUSHA
Push all general registers
PUSHAD  80186 processors and greater
PUSHAW  386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>60</td>
<td>PUSHA</td>
<td>11 18 17</td>
<td>Push AX,CX,DX,BX,original SP,BP,SI</td>
</tr>
<tr>
<td>60</td>
<td>PUSHAD</td>
<td>11 18</td>
<td>Push EAX,ECX,EDX,EBX</td>
</tr>
<tr>
<td>60</td>
<td>PUSHAW</td>
<td>11 18 17</td>
<td>Push AX,CX,DX,BX,original SP,BP,SI</td>
</tr>
</tbody>
</table>

PUSHA and PUSHAD save the 16-bit or 32-bit general registers, respectively, on the stack depending on the segment size. PUSHA decrements the stack pointer (SP) by 16 to hold the eight word values. PUSHAD decrements the stack pointer (ESP) by 32 to hold the eight doubleword values. Because the registers are pushed onto the stack in the order in which they were given, they appear in the 16 or 32 new stack bytes in reverse order. The last register pushed is DI or EDI.

PUSHAW always pushes WORD-style. (Can only be used for VERSION T320 or higher.)

PUSHF
Push flags register onto the stack
PUSHFD  386 processors and greater
PUSHFW

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9C</td>
<td>PUSHF</td>
<td>4,pm=3 4 3 10</td>
<td>Push FLAGS</td>
</tr>
<tr>
<td>9C</td>
<td>PUSHFD</td>
<td>4,pm=3 4 3 10</td>
<td>Push EFLAGS</td>
</tr>
<tr>
<td>9C</td>
<td>PUSHFW</td>
<td>4,pm=3 4 3 10</td>
<td>Push FLAGS</td>
</tr>
</tbody>
</table>

PUSHF decrements the stack pointer by 2 and copies the FLAGS register to the new top of stack; PUSHFD decrements the stack pointer by 4, and the 386 EFLAGS register is copied to the new top of stack which is pointed to by SS:ESP.

PUSHFW always pops WORD-sized registers. (Can only be used for VERSION T320 or higher.)
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks 486</th>
<th>Clocks 386</th>
<th>Clocks 286</th>
<th>Clocks 86</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0 .2</td>
<td>RCL r/m8,1</td>
<td>3/4</td>
<td>9/10</td>
<td>2/7</td>
<td>2/15+EA</td>
<td>Rotate 9 bits (CF,r/m byte) left once</td>
</tr>
<tr>
<td>D2 .2</td>
<td>RCL r/m8,CL</td>
<td>8-30/9-31</td>
<td>9/10</td>
<td>5/8</td>
<td>8+4 per bit/(20+4 per bit)+EA</td>
<td>Rotate 9 bits (CF,r/m byte) left CL times</td>
</tr>
<tr>
<td>C0 .2</td>
<td>RCL r/m8,imm8</td>
<td>8-30/9-31</td>
<td>9/10</td>
<td>5/8</td>
<td>8+4 per bit/(20+4 per bit)+EA</td>
<td>Rotate 9 bits (CF,r/m byte) left imm8 times</td>
</tr>
<tr>
<td>D1 .2</td>
<td>RCL r/m16,1</td>
<td>3/4</td>
<td>9/10</td>
<td>2/7</td>
<td>2/15+EA</td>
<td>Rotate 17 bits (CF,r/m word) left once</td>
</tr>
<tr>
<td>D3 .2</td>
<td>RCL r/m16,CL</td>
<td>8-30/9-31</td>
<td>9/10</td>
<td>5/8</td>
<td>8+4 per bit/(20+4 per bit)+EA</td>
<td>Rotate 17 bits (CF,r/m word) left CL times</td>
</tr>
<tr>
<td>C1 .2</td>
<td>RCL r/m16, imm8</td>
<td>8-30/9-31</td>
<td>9/10</td>
<td>5/8</td>
<td>8+4 per bit/(20+4 per bit)+EA</td>
<td>Rotate 17 bits (CF,r/m word) left imm8 times</td>
</tr>
<tr>
<td>D1 .2</td>
<td>RCL r/m32,1</td>
<td>3/4</td>
<td>9/10</td>
<td></td>
<td></td>
<td>Rotate 33 bits (CF,r/m word) left once</td>
</tr>
<tr>
<td>D3 .2</td>
<td>RCL r/m32,CL</td>
<td>8-30/9-31</td>
<td>9/10</td>
<td></td>
<td></td>
<td>Rotate 33 bits (CF,r/m word) left CL times</td>
</tr>
<tr>
<td>C1 .2</td>
<td>RCL r/m32, imm8</td>
<td>8-30/9-31</td>
<td>9/10</td>
<td></td>
<td></td>
<td>Rotate 33 bits (CF,r/m word) left imm8 times</td>
</tr>
<tr>
<td>D0 .3</td>
<td>RCR r/m8,1</td>
<td>3/4</td>
<td>9/10</td>
<td>2/7</td>
<td>2/15+EA</td>
<td>Rotate 9 bits (CF,r/m byte) right once</td>
</tr>
<tr>
<td>D2 .3</td>
<td>RCR r/m8,CL</td>
<td>8-30/9-31</td>
<td>9/10</td>
<td>5/8</td>
<td>8+4 per bit/(20+4 per bit)+EA</td>
<td>Rotate 9 bits (CF,r/m byte) right CL times</td>
</tr>
<tr>
<td>C0 .3</td>
<td>RCR r/m8,imm8</td>
<td>8-30/9-31</td>
<td>9/10</td>
<td>5/8</td>
<td>8+4 per bit/(20+4 per bit)+EA</td>
<td>Rotate 9 bits (CF,r/m byte) right imm8 times</td>
</tr>
<tr>
<td>D1 .3</td>
<td>RCR r/m16,1</td>
<td>3/4</td>
<td>9/10</td>
<td>2/7</td>
<td>2/15+EA</td>
<td>Rotate 17 bits (CF,r/m word) right once</td>
</tr>
<tr>
<td>D3 .3</td>
<td>RCR r/m16,CL</td>
<td>8-30/9-31</td>
<td>9/10</td>
<td>5/8</td>
<td>8+4 per bit/(20+4 per bit)+EA</td>
<td>Rotate 17 bits (CF,r/m word) right CL times</td>
</tr>
<tr>
<td>C1 .3</td>
<td>RCR r/m16, imm8</td>
<td>8-30/9-31</td>
<td>9/10</td>
<td>5/8</td>
<td>8+4 per bit/(20+4 per bit)+EA</td>
<td>Rotate 17 bits (CF,r/m word) right imm8 times</td>
</tr>
<tr>
<td>D1 .3</td>
<td>RCR r/m32,1</td>
<td>3/4</td>
<td>9/10</td>
<td></td>
<td></td>
<td>Rotate 33 bits (CF,r/m word) right once</td>
</tr>
<tr>
<td>D3 .3</td>
<td>RCR r/m32,CL</td>
<td>8-30/9-31</td>
<td>9/10</td>
<td></td>
<td></td>
<td>Rotate 33 bits (CF,r/m word) right CL times</td>
</tr>
<tr>
<td>C1 .3</td>
<td>RCR r/m32, imm8</td>
<td>8-30/9-31</td>
<td>9/10</td>
<td></td>
<td></td>
<td>Rotate 33 bits (CF,r/m word) right imm8 times</td>
</tr>
<tr>
<td>D0 .0</td>
<td>ROL r/m8,1</td>
<td>3/4</td>
<td>3/7</td>
<td>2/7</td>
<td>2/15+EA</td>
<td>Rotate 8 bits r/m byte left once</td>
</tr>
<tr>
<td>D2 .0</td>
<td>ROL r/m8,CL</td>
<td>3/4</td>
<td>3/7</td>
<td>5/8</td>
<td>8+4 per bit/(20+4 per bit)+EA</td>
<td>Rotate 8 bits r/m byte left CL times</td>
</tr>
<tr>
<td>C0 .0</td>
<td>ROL r/m8,imm8</td>
<td>2/4</td>
<td>3/7</td>
<td>5/8</td>
<td>8+4 per bit/(20+4 per bit)+EA</td>
<td>Rotate 8 bits r/m byte left imm8 times</td>
</tr>
<tr>
<td>D1 .0</td>
<td>ROL r/m16,1</td>
<td>3/4</td>
<td>3/7</td>
<td>2/7</td>
<td>2/15+EA</td>
<td>Rotate 16 bits r/m word left once</td>
</tr>
<tr>
<td>D3 .0</td>
<td>ROL r/m16,CL</td>
<td>3/4</td>
<td>3/7</td>
<td>5/8</td>
<td>8+4 per bit/(20+4 per bit)+EA</td>
<td>Rotate 16 bits r/m word left CL times</td>
</tr>
<tr>
<td>C1 .0</td>
<td>ROL r/m16, imm8</td>
<td>2/4</td>
<td>3/7</td>
<td>5/8</td>
<td>8+4 per bit/(20+4 per bit)+EA</td>
<td>Rotate 16 bits r/m word left imm8 times</td>
</tr>
<tr>
<td>D1 .0</td>
<td>ROL r/m32,1</td>
<td>3/4</td>
<td>3/7</td>
<td></td>
<td></td>
<td>Rotate 32 bits r/m dword left once</td>
</tr>
</tbody>
</table>

**PART 4, Processor instructions**

111
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D3 /0</td>
<td>ROL r/m32,CL</td>
<td>3/4</td>
<td>Rotate 32 bits r/m dword left CL times</td>
</tr>
<tr>
<td>C1 /0 ib</td>
<td>ROL r/m32,imm8</td>
<td>2/4</td>
<td>Rotate 32 bits r/m dword left imm8 times</td>
</tr>
<tr>
<td>D0 /1</td>
<td>ROR r/m8,1</td>
<td>3/4</td>
<td>Rotate 8 bits r/m byte right once</td>
</tr>
<tr>
<td>D2 /1</td>
<td>ROR r/m8,CL</td>
<td>3/4</td>
<td>Rotate 8 bits r/m byte right imm8 times</td>
</tr>
<tr>
<td>C0 /1 ib</td>
<td>ROR r/m8,imm8</td>
<td>2/4</td>
<td>Rotate 8 bits r/m word right imm8 times</td>
</tr>
<tr>
<td>D1 /1</td>
<td>ROR r/m16,1</td>
<td>3/4</td>
<td>Rotate 16 bits r/m word right once</td>
</tr>
<tr>
<td>D3 /1</td>
<td>ROR r/m16,CL</td>
<td>3/4</td>
<td>Rotate 16 bits r/m word right imm8 times</td>
</tr>
<tr>
<td>C1 /1 ib</td>
<td>ROR r/m16,imm8</td>
<td>2/4</td>
<td>Rotate 16 bit r/m word right imm8 times</td>
</tr>
<tr>
<td>D1 /1</td>
<td>ROR r/m32,1</td>
<td>3/4</td>
<td>Rotate 32 bits r/m dword right once</td>
</tr>
<tr>
<td>D3 /1</td>
<td>ROR r/m32,CL</td>
<td>3/4</td>
<td>Rotate 32 bits r/m dword right imm8 times</td>
</tr>
<tr>
<td>C1 /1 ib</td>
<td>ROR r/m32,imm8</td>
<td>2/4</td>
<td>Rotate 32 bits r/m dword right imm8 times</td>
</tr>
</tbody>
</table>

Add 1 clock to the times shown for each rotate made (80286 only).

Each rotate instruction shifts the bits of the register or memory operand given. The left rotate instructions shift all the bits upward, except for the top bit, which is returned to the bottom. The right rotate instructions do the reverse: The bits shift downward until the bottom bit arrives at the top.

For the RCL and RCR instructions, the carry flag is part of the rotated quantity. RCL shifts the carry flag into the bottom bit and shifts the top bit into the carry flag; RCR shifts the carry flag into the top bit and shifts the bottom bit into the carry flag. For the ROL and ROR instructions, the original value of the carry flag is not a part of the result, but the carry flag receives a copy of the bit that was shifted from one end to the other.

The rotate is repeated the number of times indicated by the second operand, which is either an immediate number or the contents of the CL register. To reduce the maximum instruction execution time, the 80286/386 does not allow rotation counts greater than 31. If a rotation count greater than 31 is attempted, only the bottom five bits of the rotation are used. The 8086 does not mask rotation counts. The 386 in virtual 8086 mode does mask rotation counts.

The overflow flag is defined only for the single-rotate forms of the instructions (second operand = 1). It is undefined in all other cases. For left shifts/rotates, the CF bit after the shift is XORed with the high order result bit. For right shifts/rotates, the high-order two bits of the result are XORed to get OF.
RDMSR
Read from Model Specific Register
Pentium processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 32</td>
<td>RDMSR</td>
<td>20-24</td>
<td>Read Model Specific Register indicated by ECX into EDX:EAX</td>
</tr>
</tbody>
</table>

The value in ECX specifies one of the 64-bit Model Specific Registers of the Pentium processor. The content of that Model Specific Register is copied into EDX:EAX. EDX is loaded with the high-order 32 bits, and EAX is loaded with the low-order 32 bits.

The following values are used to select model specific registers on the Pentium processor:

<table>
<thead>
<tr>
<th>Value (in Hex)</th>
<th>Register Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h</td>
<td>Machine Check Address</td>
<td>Stores address of cycle causing the exception.</td>
</tr>
<tr>
<td>01h</td>
<td>Machine Check Type</td>
<td>Stores cycle type of cycle causing the exception.</td>
</tr>
</tbody>
</table>

Other values used to perform cache, TLB and BTB testing and performance monitoring, are available under a non-disclosure agreement from Intel.

Protected mode exceptions: #GP(0) if either the current privilege level is not 0 or the value in ECX does not specify a Model-Specific Register that is implemented in the Pentium processor.

Real mode exceptions: #GP if the value in ECX does not specify a Model-Specific Register that is implemented in the Pentium processor.

Virtual 8086 mode exceptions: #GP(0) if instruction execution is attempted.

Notes: This instruction must be executed at privilege level 0 or in real-address mode; otherwise a protection exception will be generated.

If less than 64 bits are implemented in a model specific register, the value returned to EDX:EAX, in the locations corresponding to the unimplemented bits, is unpredictable.

RDMSR is used to read the content of Model-Specific Registers that control functions for testability, execution tracing, performance monitoring and machine check errors. Refer to the Pentium Processor Data Book for more information or contact Intel.
The values 3h, 0Fh, and values above 13h are reserved. Do not execute RDMSR with reserved values in ECX.

---

**RDSC**

(Proprietary instruction. Contact Intel for more information.)

Pentium processors and greater

---

**REP**

**REPE**

**REPZ**

**REPNE**

**REPNZ**

---

#### Opcode Instruction

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 6C</td>
<td>REP INS r/m8,DX</td>
<td>486</td>
<td>136*E)CX, 286 86</td>
</tr>
<tr>
<td></td>
<td></td>
<td>386</td>
<td>5+4*(E)CX</td>
</tr>
<tr>
<td>F3 6D</td>
<td>REP INS r/m16,DX</td>
<td>16+8<em>E)CX, 30+8</em>(E)CX*2</td>
<td>13+6<em>E)CX, 27+6</em>(E)CX*2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>506</td>
<td>5+4*(E)CX</td>
</tr>
<tr>
<td>F3 6D</td>
<td>REP INS r/m32,DX</td>
<td>16+8*(E)CX, 30+8*(E)CX*2</td>
<td>13+6<em>E)CX, 27+6</em>(E)CX*2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>506</td>
<td>5+4*(E)CX</td>
</tr>
<tr>
<td>F3 A4</td>
<td>REP MOVs m8,m8</td>
<td>5<em>3,13</em>4</td>
<td>5+4*(E)CX</td>
</tr>
<tr>
<td>F3 A5</td>
<td>REP MOVs m16,m16</td>
<td>5<em>3,13</em>4</td>
<td>5+4*(E)CX</td>
</tr>
<tr>
<td>F3 A5</td>
<td>REP MOVs m32,m32</td>
<td>5<em>3,13</em>4</td>
<td>5+4*(E)CX</td>
</tr>
<tr>
<td>F3 6E</td>
<td>REP OUTS DX,r/m8</td>
<td>17+5*E)CX</td>
<td>5+12<em>E)CX, 27+6</em>(E)CX*2</td>
</tr>
<tr>
<td>F3 6E</td>
<td>REP OUTS DX,r/m16</td>
<td>17+5*E)CX</td>
<td>5+12<em>E)CX, 27+6</em>(E)CX*2</td>
</tr>
<tr>
<td>F3 6E</td>
<td>REP OUTS DX,r/m32</td>
<td>17+5*E)CX</td>
<td>5+12<em>E)CX, 27+6</em>(E)CX*2</td>
</tr>
<tr>
<td>F2 AC</td>
<td>REP LDS m8</td>
<td>5<em>9,7+4</em>(E)CX*6</td>
<td>Load (E)CX bytes from [(E)SI] to AL</td>
</tr>
<tr>
<td>F2 AD</td>
<td>REP LDS m16</td>
<td>5<em>9,7+4</em>(E)CX*6</td>
<td>Load (E)CX words from [(E)SI] to AX</td>
</tr>
<tr>
<td>F2 AD</td>
<td>REP LDS m32</td>
<td>5<em>9,7+4</em>(E)CX*6</td>
<td>Load (E)CX dwords from [(E)SI] to EAX</td>
</tr>
<tr>
<td>F3 AA</td>
<td>REP STOS m8</td>
<td>5<em>9,7+4</em>(E)CX*6</td>
<td>5+5*(E)CX, 4+3*CX</td>
</tr>
</tbody>
</table>

114  
*Turbo Assembler Quick Reference Guide*
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 AB</td>
<td>REP STOS m16</td>
<td>486 5^3,7+4(E)CX^6</td>
<td>Fill (E)CX words at ES:[(E)DI] with AX</td>
</tr>
<tr>
<td>F3 AB</td>
<td>REP STOS m32</td>
<td>386 5^3,7+4(E)CX^6</td>
<td>Fill (E)CX dwords at ES:[(E)DI] with EAX</td>
</tr>
<tr>
<td>F3 A6</td>
<td>REPE CMPS m8,m8</td>
<td>286 5^3,7+7(E)CX^6</td>
<td>Find nonmatching bytes in ES:[(E)DI] and [(E)SI]</td>
</tr>
<tr>
<td>F3 A7</td>
<td>REPE CMPS m16,m16</td>
<td>86 5^3,7+7(E)CX^6</td>
<td>Find nonmatching words in ES:[(E)DI] and [(E)SI]</td>
</tr>
<tr>
<td>F3 A7</td>
<td>REPE CMPS m32,m32</td>
<td>5^3,7+7(E)CX^6</td>
<td>Find nonmatching dwords in ES:[(E)DI] and [(E)SI]</td>
</tr>
<tr>
<td>F3 AE</td>
<td>REPE SCAS m8</td>
<td>5^3,7+5(E)CX^6</td>
<td>Find non-AL byte starting at ES:[(E)DI]</td>
</tr>
<tr>
<td>F3 AF</td>
<td>REPE SCAS m16</td>
<td>5^3,7+5(E)CX^6</td>
<td>Find non-AX word starting at ES:[(E)DI]</td>
</tr>
<tr>
<td>F2 A6</td>
<td>REPNE CMPS m8,m8</td>
<td>5^3,7+7(E)CX^6</td>
<td>Find matching bytes in ES:[(E)DI] and [(E)SI]</td>
</tr>
<tr>
<td>F2 A7</td>
<td>REPNE CMPS m16,m16</td>
<td>5^3,7+7(E)CX^6</td>
<td>Find matching words in ES:[(E)DI] and [(E)SI]</td>
</tr>
<tr>
<td>F2 A7</td>
<td>REPNE CMPS m32,m32</td>
<td>5^3,7+7(E)CX^6</td>
<td>Find matching dwords in ES:[(E)DI] and [(E)SI]</td>
</tr>
<tr>
<td>F2 AE</td>
<td>REPNE SCAS m8</td>
<td>5^3,7+5(E)CX^6</td>
<td>Find AL</td>
</tr>
<tr>
<td>F2 AF</td>
<td>REPNE SCAS m16</td>
<td>5^3,7+5(E)CX^6</td>
<td>Find AX</td>
</tr>
<tr>
<td>F2 AF</td>
<td>REPNE SCAS m32</td>
<td>5^3,7+5(E)CX^6</td>
<td>Find EAX</td>
</tr>
</tbody>
</table>

*1 If CPL ≤ IOPL
*2 If CPL > IOPL
*3 If (E) CX = 0
*4 If (E) CX = 1
*5 If (E) CX 1
*6 If (E) CX 0

REP, REPE (repeat while equal), and REPNE (repeat while not equal) are prefixes that are applied to string operations. Each prefix causes the string instruction that follows to be repeated the number of times indicated in the count register or (for REPE and REPNE) until the indicated condition in the zero flag is no longer met.

Synonymous forms of REPE and REPNE are REPZ and REPNZ, respectively.

The REP prefixes apply only to one string instruction at a time. To repeat a block of instructions, use the LOOP instruction or another looping construct.

The precise action for each iteration is as follows:
1. If the address-size attribute is 16 bits, use CX for the count register; if the address-size attribute is 32 bits, use ECX for the count register.

2. Check CX. If it is zero, exit the iteration, and move to the next instruction.

3. Acknowledge any pending interrupts.

4. Perform the string operation once.

5. Decrement CX or ECX by one; no flags are modified.

6. Check the zero flag if the string operation is SCAS or CMPS. If the repeat condition does not hold, exit the iteration and move to the next instruction. Exit the iteration if the prefix is REPE and ZF is 0 (the last comparison was not equal), or if the prefix is REPNE and ZF is one (the last comparison was equal).

7. Return to step 1 for the next iteration.

Repeated CMPS and SCAS instructions can be exited if the count is exhausted or if the zero flag fails the repeat condition. These two cases can be distinguished by using either the JCXZ instruction, or by using the conditional jumps that test the zero flag (JZ, JNZ, and JNE).

---

**RET**

Return from procedure

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C3</td>
<td>RET</td>
<td>10+m</td>
<td>11</td>
</tr>
<tr>
<td>CB</td>
<td>RET</td>
<td>15+p,m=18</td>
<td>15+p,m=25</td>
</tr>
<tr>
<td>CB</td>
<td>RET</td>
<td>p,m=33</td>
<td>p,m=68</td>
</tr>
<tr>
<td>C2 iw</td>
<td>RET imm16</td>
<td>10+m</td>
<td>11</td>
</tr>
<tr>
<td>CA iw</td>
<td>RET imm16</td>
<td>15+p,m=17</td>
<td>15+p,m=25</td>
</tr>
<tr>
<td>CA iw</td>
<td>RET imm16</td>
<td>p,m=33</td>
<td>p,m=68</td>
</tr>
</tbody>
</table>

RET transfers control to a return address located on the stack. The address is usually placed on the stack by a CALL instruction, and the return is made to the instruction that follows the CALL.

The optional numeric parameter to RET gives the number of stack bytes (OperandMode = 16) or words (OperandMode = 32) to be released after the return address is popped. These items are typically used as input parameters to the procedure called.

For the intrasegment (near) return, the address on the stack is a segment offset, which is popped into the instruction pointer. The CS register is un-
changed. For the intersegment (far) return, the address on the stack is a long pointer. The offset is popped first, followed by the selector.

In real mode, CS and IP are loaded directly. In protected mode, an intersegment return causes the processor to check the descriptor addressed by the return selector. The AR byte of the descriptor must indicate a code segment of equal or lesser privilege (or greater or equal numeric value) than the current privilege level. Returns to a lesser privilege level cause the stack to be reloaded from the value saved beyond the parameter block.

The DS, ES, FS, and GS segment registers can be set to 0 by the RET instruction during an interlevel transfer. If these registers refer to segments that cannot be used by the new privilege level, they are set to 0 to prevent unauthorized access from the new privilege level.

---

**RSM**

Resume from System Management Mode

Pentium processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F AA</td>
<td>RSM</td>
<td>83</td>
<td>Resume operation of interrupted program.</td>
</tr>
</tbody>
</table>

Resume operation of a program by a System Management Mode (SMM) interrupt. The processor state is restored from the dump created upon entrance to SMM. Note, however, that the contents of the model-specific registers are not affected. The processor leaves SMM and returns control to the interrupted application or operating system. If the processor detects any invalid state information, it enters the shutdown state. This happens in any of the following situations:

- The value stored in the State Dump Base field is not a 32 Kbyte aligned address.
- Any reserved bit in CR4 is set to 1.
- Any combination of bits in CR0 is illegal; namely, (PG=1 and PE=0) or (NW=1 and CD=0).

Protected mode, Real mode, and Virtual 8086 mode exception: #UD if an attempt is made to execute this instruction when the processor is not in SMM.

Notes: for more information about SMM and the behavior of the RSM instruction, see the Pentium Processor User’s Manual (available from Intel)
**SAHF**

Store AH into Flags

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9E</td>
<td>SAHF</td>
<td>2 3 2 4</td>
<td>Store AH flags SF ZF AF PF xx CF</td>
</tr>
</tbody>
</table>

SAHF loads the flags listed above with values from the AH register, from bits 7, 6, 4, 2 and 0, respectively.

**SAL**

Shift instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0 /4</td>
<td>SAL r/m8,1</td>
<td>3/4 3/7 2/7</td>
<td>2/15+EA Multiply r/m byte by 2</td>
</tr>
<tr>
<td>D2 /4</td>
<td>SAL r/m8,CL</td>
<td>3/4 3/7 5/8</td>
<td>8+4 per bit (20+4 per bit)+EA Multiply r/m byte by 2, CL times</td>
</tr>
<tr>
<td>C0 /4 ib</td>
<td>SAL r/m8,imm8</td>
<td>2/4 3/7 5/8</td>
<td>Multiply r/m byte by 2</td>
</tr>
<tr>
<td>D1 /4</td>
<td>SAL r/m16,1</td>
<td>3/4 3/7 2/7</td>
<td>2/15+EA Multiply r/m word by 2</td>
</tr>
<tr>
<td>D3 /4</td>
<td>SAL r/m16,CL</td>
<td>3/4 3/7 5/8</td>
<td>8+4 per bit (20+4 per bit)+EA Multiply r/m word by 2, CL times</td>
</tr>
<tr>
<td>C1 /4 ib</td>
<td>SAL r/m16,imm8</td>
<td>2/4 3/7</td>
<td>Multiply r/m word by 2</td>
</tr>
<tr>
<td>D1 /4</td>
<td>SAL r/m32,1</td>
<td>3/4 3/7</td>
<td>Multiply r/m dword by 2</td>
</tr>
<tr>
<td>D3 /4</td>
<td>SAL r/m32,CL</td>
<td>3/4 3/7</td>
<td>Multiply r/m dword by 2</td>
</tr>
<tr>
<td>C1 /4 ib</td>
<td>SAL r/m32,imm8</td>
<td>2/4 3/7 5/8</td>
<td>Multiply r/m dword by 2</td>
</tr>
<tr>
<td>D0 /7</td>
<td>SAR r/m8,1</td>
<td>3/4 3/7 2/7</td>
<td>2/15+EA Signed divide** r/m byte by 2</td>
</tr>
<tr>
<td>D2 /7</td>
<td>SAR r/m8,CL</td>
<td>3/4 3/7 5/8</td>
<td>8+4 per bit (20+4 per bit)+EA Signed divide** r/m byte by 2</td>
</tr>
<tr>
<td>C0 /7 ib</td>
<td>SAR r/m8,imm8</td>
<td>2/4 3/7 5/8</td>
<td>Signed divide** r/m byte by 2</td>
</tr>
<tr>
<td>D1 /7</td>
<td>SAR r/m16,1</td>
<td>3/4 3/7 2/7</td>
<td>2/15+EA Signed divide** r/m word by 2</td>
</tr>
<tr>
<td>D3 /7</td>
<td>SAR r/m16,CL</td>
<td>3/4 3/7 5/8</td>
<td>8+4 per bit (20+4 per bit)+EA Signed divide** r/m word by 2</td>
</tr>
<tr>
<td>C1 /7 ib</td>
<td>SAR r/m16,imm8</td>
<td>2/4 3/7 5/8</td>
<td>Signed divide** r/m word by 2</td>
</tr>
<tr>
<td>D1 /7</td>
<td>SAR r/m32,1</td>
<td>3/4 3/7</td>
<td>Signed divide** r/m dword by 2</td>
</tr>
<tr>
<td>D3 /7</td>
<td>SAR r/m32,CL</td>
<td>3/4 3/7</td>
<td>Signed divide** r/m dword by 2, CL times</td>
</tr>
<tr>
<td>C1 /7 ib</td>
<td>SAR r/m32,imm8</td>
<td>2/4 3/7 5/8</td>
<td>Signed divide** r/m dword by 2</td>
</tr>
<tr>
<td>D0 /4</td>
<td>SHL r/m8,1</td>
<td>3/4 3/7 2/7</td>
<td>2/15+EA Multiply r/m byte by 2</td>
</tr>
<tr>
<td>D2 /4</td>
<td>SHL r/m8,CL</td>
<td>3/4 3/7 5/8</td>
<td>8+4 per bit (20+4 per bit)+EA Multiply r/m byte by 2, CL times</td>
</tr>
<tr>
<td>C0 /4 ib</td>
<td>SHL r/m8,imm8</td>
<td>2/4 3/7 5/8</td>
<td>Multiply r/m byte by 2</td>
</tr>
<tr>
<td>D1 /4</td>
<td>SHL r/m16,1</td>
<td>3/4 3/7 2/7</td>
<td>2/15+EA Multiply r/m word by 2</td>
</tr>
<tr>
<td>D3 /4</td>
<td>SHL r/m16,CL</td>
<td>3/4 3/7 5/8</td>
<td>8+4 per bit (20+4 per bit)+EA Multiply r/m word by 2, CL times</td>
</tr>
<tr>
<td>C1 /4 ib</td>
<td>SHL r/m16,imm8</td>
<td>2/4 3/7 5/8</td>
<td>Multiply r/m word by 2</td>
</tr>
<tr>
<td>D1 /4</td>
<td>SHL r/m32,1</td>
<td>3/4 3/7</td>
<td>Multiply r/m dword by 2</td>
</tr>
<tr>
<td>D3 /4</td>
<td>SHL r/m32,CL</td>
<td>3/4 3/7</td>
<td>Multiply r/m dword by 2</td>
</tr>
<tr>
<td>C1 /4 ib</td>
<td>SHL r/m32,imm8</td>
<td>2/4 3/7</td>
<td>Multiply r/m dword by 2</td>
</tr>
</tbody>
</table>
SAL (or its synonym, SHL) shifts the bits of the operand upward. The high-order bit is shifted into the carry flag, and the low-order bit is set to 0.

SAR and SHR shift the bits of the operand downward. The low-order bit is shifted into the carry flag. The effect is to divide the operand by 2. SAR performs a signed divide with rounding toward negative infinity (not the same as IDIV); the high-order bit remains the same. SHR performs an unsigned divide; the high-order bit is set to 0.

The shift is repeated the number of times indicated by the second operand, which is either an immediate number or the contents of the CL register. To reduce the maximum execution time, the 80286/386 does not allow shift counts greater than 31. If a shift count greater than 31 is attempted, only the bottom five bits of the shift count are used. (The 8086 uses all eight bits of the shift count.)

The overflow flag is set only if the single-shift forms of the instructions are used. For left shifts, OF is set to 0 if the high bit of the answer is the same as the result of the carry flag (that is, the top two bits of the original operand were the same); OF is set to 1 if they are different. For SAR, OF is set to 0 for all single shifts. For SHR, OF is set to the high-order bit of the original operand.

---

**SBB**

**Integer subtraction with borrow**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>486</td>
<td>386</td>
</tr>
<tr>
<td>1C lb</td>
<td>SBB AL,imm8</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>1D iw</td>
<td>SBB AX,imm16</td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>

---

**PART 4, Processor instructions**
\[ \text{Subtract with borrow immediate dword from EAX} \]
\[ \text{Subtract with borrow immediate byte from r/m byte} \]
\[ \text{Subtract with borrow immediate word from r/m word} \]
\[ \text{Subtract with borrow immediate dword from r/m dword} \]
\[ \text{Subtract with borrow sign-extended immediate byte from r/m word} \]
\[ \text{Subtract with borrow sign-extended immediate byte from r/m dword} \]
\[ \text{Subtract with borrow byte register from r/m byte} \]
\[ \text{Subtract with borrow word register from r/m word} \]
\[ \text{Subtract with borrow dword register from r/m dword} \]
\[ \text{Subtract with borrow byte register from r/m byte} \]
\[ \text{Subtract with borrow word register from r/m word} \]
\[ \text{Subtract with borrow dword register from r/m dword} \]

SBB adds the second operand (DEST) to the carry flag (CF) and subtracts the result from the first operand (SRC). The result of the subtraction is assigned to the first operand (DEST), and the flags are set accordingly.

When an immediate byte value is subtracted from a word operand, the immediate value is first sign-extended.

\[ \text{CAS} \]
\[ \text{CASB} \]
\[ \text{CASW} \]
\[ \text{CASD} \]

Comparison string data

SCASD 386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AE</td>
<td>SCAS m8</td>
<td>6 7 7 15</td>
<td>Compare bytes AL - ES: [DI]</td>
</tr>
<tr>
<td>AF</td>
<td>SCAS m16</td>
<td>6 7 7 15</td>
<td>Compare words AX - ES: [DI]</td>
</tr>
<tr>
<td>AF</td>
<td>SCAS m32</td>
<td>6 7 7 15</td>
<td>Compare dwords EAX - ES: [DI]</td>
</tr>
<tr>
<td>AE</td>
<td>SCASB</td>
<td>6 7 7 15</td>
<td>Compare bytes AL - ES: [DI]</td>
</tr>
<tr>
<td>AF</td>
<td>SCASW</td>
<td>6 7 7 15</td>
<td>Compare words AX - ES: [DI]</td>
</tr>
<tr>
<td>AF</td>
<td>SCASD</td>
<td>6 7 7 15</td>
<td>Compare dwords EAX - ES: [DI]</td>
</tr>
</tbody>
</table>

\( \text{SCAS} \) subtracts the memory byte or word at the destination register from the AL, AX or EAX register. The result is discarded; only the flags are set. The operand must be addressable from the ES segment; no segment override is possible.
If the address-size attribute for this instruction is 16 bits, DI is used as the destination register; otherwise, the address-size attribute is 32 bits and EDI is used.

The address of the memory data being compared is determined solely by the contents of the destination register, not by the operand to SCAS. The operand validates ES segment addressability and determines the data type. Load the correct index value into DI or EDI before executing SCAS.

After the comparison is made, the destination register is automatically updated. If the direction flag is 0 (CLD was executed), the destination register is incremented; if the direction flag is 1 (STD was executed), it is decremented. The increments or decrements are by 1 if bytes are compared, by 2 if words are compared, or by 4 if doublewords are compared.

SCASB, SCASW, and SCASD are synonyms for the byte, word and doubleword SCAS instructions that don’t require operands. They are simpler to code, but provide no type or segment checking.

SCAS can be preceded by the REPE or REPNE prefix for a block search of CX or ECX bytes or words. Refer to the REP instruction for further details.

<table>
<thead>
<tr>
<th>SETcc</th>
<th>Byte set on condition</th>
<th>386 processors and greater</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 97</td>
<td>SETA r/m8</td>
<td>4/3</td>
<td>Set byte if above (CF=0 and ZF=0)</td>
</tr>
<tr>
<td>0F 93</td>
<td>SETAE r/m8</td>
<td>4/3</td>
<td>Set byte if above or equal (CF=0)</td>
</tr>
<tr>
<td>0F 92</td>
<td>SETB r/m8</td>
<td>4/3</td>
<td>Set byte if below (CF=1)</td>
</tr>
<tr>
<td>0F 96</td>
<td>SETBE r/m8</td>
<td>4/3</td>
<td>Set byte if below or equal (CF=1 or ZF=1)</td>
</tr>
<tr>
<td>0F 92</td>
<td>SETC r/m8</td>
<td>4/3</td>
<td>Set if carry (CF=1)</td>
</tr>
<tr>
<td>0F 94</td>
<td>SETD r/m8</td>
<td>4/3</td>
<td>Set byte if equal (ZF=1)</td>
</tr>
<tr>
<td>0F 9F</td>
<td>SETG r/m8</td>
<td>4/3</td>
<td>Set byte if greater (ZF=0 or SF&lt;OF)</td>
</tr>
<tr>
<td>0F 9D</td>
<td>SETGE r/m8</td>
<td>4/3</td>
<td>Set byte if greater or equal (SF&lt;OF)</td>
</tr>
<tr>
<td>0F 9C</td>
<td>SETL r/m8</td>
<td>4/3</td>
<td>Set byte if less (SF&lt;OF)</td>
</tr>
<tr>
<td>0F 9E</td>
<td>SETLE r/m8</td>
<td>4/3</td>
<td>Set byte if less or equal (ZF=1 and SF&lt;OF)</td>
</tr>
<tr>
<td>0F 96</td>
<td>SETNA r/m8</td>
<td>4/3</td>
<td>Set byte if not above (CF=1)</td>
</tr>
<tr>
<td>0F 92</td>
<td>SETNAE r/m8</td>
<td>4/3</td>
<td>Set byte if not above or equal (CF=1)</td>
</tr>
<tr>
<td>0F 93</td>
<td>SETNB r/m8</td>
<td>4/3</td>
<td>Set byte if not below (CF=0)</td>
</tr>
<tr>
<td>0F 97</td>
<td>SETNBE r/m8</td>
<td>4/3</td>
<td>Set byte if not below or equal (CF=0 and ZF=0)</td>
</tr>
<tr>
<td>0F 93</td>
<td>SETNC r/m8</td>
<td>4/3</td>
<td>Set byte if not carry (CF=0)</td>
</tr>
<tr>
<td>0F 95</td>
<td>SETNE r/m8</td>
<td>4/3</td>
<td>Set byte if not equal (ZF=0)</td>
</tr>
<tr>
<td>0F 9E</td>
<td>SETNG r/m8</td>
<td>4/3</td>
<td>Set byte if not greater (ZF=1 or SF&lt;OF)</td>
</tr>
<tr>
<td>0F 9C</td>
<td>SETNGE r/m8</td>
<td>4/3</td>
<td>Set byte if not greater or equal (SF&lt;OF)</td>
</tr>
<tr>
<td>0F 9D</td>
<td>SETNL r/m8</td>
<td>4/3</td>
<td>Set byte if not less (SF=OF)</td>
</tr>
<tr>
<td>0F 9F</td>
<td>SETNLE r/m8</td>
<td>4/3</td>
<td>Set byte if not less or equal (ZF=1 and SF&lt;OF)</td>
</tr>
<tr>
<td>0F 91</td>
<td>SETNO r/m8</td>
<td>4/3</td>
<td>Set byte if not overflow (OF=0)</td>
</tr>
<tr>
<td>0F 9B</td>
<td>SETNP r/m8</td>
<td>4/3</td>
<td>Set byte if not parity (PF=0)</td>
</tr>
</tbody>
</table>
OPCODE INSTRUCTION DESCRIPTION
4S6 3S6
0F 99 SETNS r/m8 4/3 4/5 Set byte if not sign (SF=0)
0F 95 SETNZ r/m8 4/3 4/5 Set byte if not zero (ZF=0)
0F 90 SETO r/m8 4/3 4/5 Set byte if overflow (OF=1)
0F 9A SETP r/m8 4/3 4/5 Set byte if parity (PF=1)
0F 9A SETPE r/m8 4/3 4/5 Set byte if parity even (PF=1)
0F 9B SETPO r/m8 4/3 4/5 Set byte if parity odd (PF=0)
0F 98 SETS r/m8 4/3 4/5 Set byte if sign (SF=1)
0F 94 SETZ r/m8 4/3 4/5 Set byte if zero (ZF=1)

SETcc stores a byte containing 1 at the destination specified by the effective address or register if the condition is met, or a 0 byte if the condition is not met.

SGDT Store global/interrupt descriptor table
SIDT 80286 and greater protected mode only

ODITSZAPC

Opcode Instruction Clocks Description
4S6 3S6
0F 01 /0 SGDT m 10 9 11 Store GDTR to m
0F 01 /1 SIDT m 10 9 12 Store IDTR to m

SGDT/SIDT copies the contents of the descriptor table register to the six bytes of memory indicated by the operand. The LIMIT field of the register is assigned to the first word at the effective address. If the operand-size attribute is 16 bits, the next three bytes are assigned the BASE field of the register, and the fourth byte is written with zero. The last byte is undefined. Otherwise, if the operand-size attribute is 32 bits, the next four bytes are assigned the 32-bit BASE field of the register.

SGDT and SIDT are used only in operating system software; they are not used in application programs.

SHLD Double precision shift left
386 processors and greater

ODITSZAPC?

Opcode Instruction Clocks Description
4S6 3S6
0F A4 SHLD r/m16, r16, imm8 2/3 3/7 r/m16 gets SHL of r/m16 concatenated with r16
0F A4 SHLD r/m32, r32, imm8 2/3 3/7 r/m32 gets SHL of r/m32 concatenated with r32
0F A5 SHLD r/m16, r16, CL 2/3 3/7 r/m16 gets SHL of r/m16 concatenated with r16
0F A5 SHLD r/m32, r32, CL 2/3 3/7 r/m32 gets SHL of r/m32 concatenated with r32
SHLD shifts the first operand provided by the r/m field to the left as many bits as specified by the count operand. The second operand (r16 or r32) provides the bits to shift in from the right (starting with bit 0). The result is stored back into the r/m operand. The register remains unaltered.

The count operand is provided by either an immediate byte or the contents of the CL register. These operands are taken MODULO 32 to provide a number between 0 and 31 by which to shift. Because the bits to shift are provided by the specified registers, the operation is useful for multi-precision shifts (64 bits or more). The SF, ZF and PF flags are set according to the value of the result. CF is set to the value of the last bit shifted out. OF and AF are left undefined.

---

**SHRD**

Double precision shift right

386 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OF AC</td>
<td>SHRD r/m16,r16,imm8</td>
<td>2/3 3/7</td>
<td>r/m16 gets SHR of r/m16 concatenated with r16</td>
</tr>
<tr>
<td>OF AC</td>
<td>SHRD r/m32,r32,imm8</td>
<td>2/3 3/7</td>
<td>r/m32 gets SHR of r/m32 concatenated with r32</td>
</tr>
<tr>
<td>OF AD</td>
<td>SHRD r/m16,r16,CL</td>
<td>3/4 3/7</td>
<td>r/m16 gets SHR of r/m16 concatenated with r16</td>
</tr>
<tr>
<td>OF AD</td>
<td>SHRD r/m32,r32,CL</td>
<td>3/4 3/7</td>
<td>r/m32 gets SHR of r/m32 concatenated with r32</td>
</tr>
</tbody>
</table>

SHRD shifts the first operand provided by the r/m field to the right as many bits as specified by the count operand. The second operand (r16 or r32) provides the bits to shift in from the left (starting with bit 31). The result is stored back into the r/m operand. The register remains unaltered.

The count operand is provided by either an immediate byte or the contents of the CL register. These operands are taken MODULO 32 to provide a number between 0 and 31 by which to shift. Because the bits to shift are provided by the specified register, the operation is useful for multi-precision shifts (64 bits or more). The SF, ZF and PF flags are set according to the value of the result. CF is set to the value of the last bit shifted out. OF and AF are left undefined.

---

**SLDT**

Store local descriptor table register

80286 and greater protected mode only

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 00/0</td>
<td>SLDT r/m16</td>
<td>2/3 2/3</td>
<td>pm=2/2 Store LDTR to EA word</td>
</tr>
</tbody>
</table>

*PART 4, Processor instructions* 123
SLDT stores the Local Descriptor Table Register (LDTR) in the two-byte register or memory location indicated by the effective address operand. This register is a selector that points into the global descriptor table.

SLDT is used only in operating system software. It is not used in application programs.

**SMSW**

*Store machine status word*

80286 and greater protected mode only

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 01</td>
<td>SMSW r/m16</td>
<td>2/3, 2/3,pm=2/2</td>
<td>Store machine status word to EA word</td>
</tr>
</tbody>
</table>

SMSW stores the machine status word (part of CR0) in the two-byte register or memory location indicated by the effective address operand.

**STC**

*Set carry flag*

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F9</td>
<td>STC</td>
<td>2</td>
<td>Set carry flag</td>
</tr>
</tbody>
</table>

STC sets the carry flag to 1.

**STD**

*Set direction flag*

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FD</td>
<td>STD</td>
<td>2</td>
<td>Set direction flag so (E)SI or (E)DI decrement</td>
</tr>
</tbody>
</table>

STD sets the direction flag to 1, causing all subsequent string operations to decrement the index registers, (E)SI and/or (E)DI, on which they operate.
STI

Set interrupt enable flag

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>486 386 286 86</td>
<td></td>
</tr>
<tr>
<td>FB</td>
<td>STI</td>
<td>5 3 2 2</td>
<td>Set interrupt flag</td>
</tr>
</tbody>
</table>

STI sets the interrupt flag to 1. The CPU then responds to external interrupts after executing the next instruction if the next instruction allows the interrupt flag to remain enabled. If external interrupts are disabled and you code STI, RET (such as at the end of a subroutine), the RET is allowed to execute before external interrupts are recognized. Also, if external interrupts are disabled and you code STI, CLI, then external interrupts are not recognized because the CLI instruction clears the interrupt flag during its execution.

STOS

Store string data

STOSB

STOSW

STOSD

STOS transfers the contents of the AL, AX, or EAX register to the memory byte, word, or doubleword given by the destination register relative to the ES segment. The destination register is DI for an address-size attribute of 16 bits or EDI for an address-size attribute of 32 bits.

The destination operand must be addressable from the ES register. A segment override is not possible.

The address of the destination is determined by the contents of the destination register, not by the explicit operand of STOS. This operand is used only to validate ES segment addressability and to determine the data type. Load the correct index value into the destination register before executing STOS.

After the transfer is made, DI is automatically updated. If the direction flag is 0 (CLD was executed), DI is incremented; if the direction flag is 1 (STD was executed), DI is decremented. DI is incremented or decre-
mented by 1 if a byte is stored, by 2 if a word is stored, or by 4 if a doubleword is stored.

STOSB, STOSW, and STOSD are synonyms for the byte, word, and double-word STOS instructions, that do not require an operand. They are simpler to use, but provide no type or segment checking.

STOS can be preceded by the REP prefix for a block fill of CX or ECX bytes, words, or doublewords. Refer to the REP instruction for further details.

---

**STR**

`Store task register`

*80286 and greater protected mode only*

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 00</td>
<td>STR r/m16</td>
<td>2/3 pm=23/27 2/3</td>
<td>Load EA word into task register</td>
</tr>
</tbody>
</table>

The contents of the task register are copied to the two-byte register or memory location indicated by the effective address operand.

STR is used only in operating system software. It is not used in application programs.

---

**SUB**

`Integer Subtraction`

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2C ib</td>
<td>SUB AL,imm8</td>
<td>1 2 3 4</td>
<td>Subtract immediate byte from AL</td>
</tr>
<tr>
<td>2D lw</td>
<td>SUB AX,imm16</td>
<td>1 2 3 4</td>
<td>Subtract immediate word from AX</td>
</tr>
<tr>
<td>2D id</td>
<td>SUB EAX,imm32</td>
<td>1 2</td>
<td>Subtract immediate dword from EAX</td>
</tr>
<tr>
<td>80 /5 ib</td>
<td>SUB r/m8,imm8</td>
<td>1/3 2/7 3/7 4/17+EA</td>
<td>Subtract immediate byte from r/m byte</td>
</tr>
<tr>
<td>81 /5 lw</td>
<td>SUB r/m16,imm16</td>
<td>1/3 2/7 3/7 4/17+EA</td>
<td>Subtract immediate word from r/m word</td>
</tr>
<tr>
<td>81 /5 id</td>
<td>SUB r/m32,imm32</td>
<td>1/3 2/7</td>
<td>Subtract immediate dword from r/m dword</td>
</tr>
<tr>
<td>83 /5 ib</td>
<td>SUB r/m16,imm8</td>
<td>1/3 2/7 3/7 4/17+EA</td>
<td>Subtract sign-extended immediate byte from r/m word</td>
</tr>
<tr>
<td>83 /5 ib</td>
<td>SUB r/m32,imm8</td>
<td>1/3 2/7</td>
<td>Subtract sign-extended immediate byte from r/m dword</td>
</tr>
<tr>
<td>28 /r</td>
<td>SUB r/m8,r8</td>
<td>1/3 2/6 2/7 3/16+EA</td>
<td>Subtract byte register from r/m byte</td>
</tr>
<tr>
<td>29 /r</td>
<td>SUB r/m16,r16</td>
<td>1/3 2/6 2/7 3/16+EA</td>
<td>Subtract word register from r/m word</td>
</tr>
<tr>
<td>29 /r</td>
<td>SUB r/m32,r32</td>
<td>1/3 2/6</td>
<td>Subtract dword register from r/m dword</td>
</tr>
<tr>
<td>2A /r</td>
<td>SUB r8,r/m8</td>
<td>1/2 2/7 2/7 3/9+EA</td>
<td>Subtract EA byte from byte register</td>
</tr>
<tr>
<td>2B /r</td>
<td>SUB r16,r/m32</td>
<td>1/2 2/7 2/7 3/9+EA</td>
<td>Subtract EA word from word register</td>
</tr>
<tr>
<td>2B /r</td>
<td>SUB r32,r/m32</td>
<td>1/2 2/7</td>
<td>Subtract EA dword from dword register</td>
</tr>
</tbody>
</table>

---

Turbo Assembler Quick Reference Guide

126
SUB subtracts the second operand (SRC) from the first operand (DEST). The first operand is assigned the result of the subtraction, and the flags are set accordingly.

When an immediate byte value is subtracted from a word operand, the immediate value is first sign-extended to the size of the destination operand.

**TEST**

**Logical compare**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A8 ib</td>
<td>TEST AL,imm8</td>
<td>486 386 286 86</td>
<td>And immediate byte with AL</td>
</tr>
<tr>
<td>A9 iw</td>
<td>TEST AX,imm16</td>
<td>486 386 286 86</td>
<td>And immediate word with AX</td>
</tr>
<tr>
<td>A9 id</td>
<td>TEST EAX,imm32</td>
<td>486 386 286 86</td>
<td>And immediate dword with EAX</td>
</tr>
<tr>
<td>F6 /0 ib</td>
<td>TEST r/m8,imm8</td>
<td>1/2 2/5 3/6 5/11+EA</td>
<td>And immediate byte with r/m byte</td>
</tr>
<tr>
<td>F7 /0 iw</td>
<td>TEST r/m16,imm16</td>
<td>1/2 2/5 3/6 5/11+EA</td>
<td>And immediate word with r/m word</td>
</tr>
<tr>
<td>F7 /0 id</td>
<td>TEST r/m32,imm32</td>
<td>1/2 2/5 3/6 5/11+EA</td>
<td>And immediate dword with r/m dword</td>
</tr>
<tr>
<td>84 /r</td>
<td>TEST r/m8,r8</td>
<td>1/2 2/5 2/6 3/9+EA</td>
<td>And byte register with r/m byte</td>
</tr>
<tr>
<td>85 /r</td>
<td>TEST r/m16,r16</td>
<td>1/2 2/5 2/6 3/9+EA</td>
<td>And word register with r/m word</td>
</tr>
<tr>
<td>85 /r</td>
<td>TEST r/m32,r32</td>
<td>1/2 2/5 2/6 3/9+EA</td>
<td>And dword register with r/m dword</td>
</tr>
</tbody>
</table>

TEST computes the bit-wise logical AND of its two operands. Each bit of the result is 1 if both of the corresponding bits of the operands are 1; otherwise, each bit is 0. The result of the operation is discarded and only the flags are modified.

The optimized form of TEST is TESTFLAG (see Part 3).

**VERR**

**VERW**

Verify a segment for reading or writing

80286 and greater protected mode only

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 00 /4</td>
<td>VERR r/m16</td>
<td>486 386 286</td>
<td>Set ZF=1 if segment can be read</td>
</tr>
<tr>
<td>0F 00 /5</td>
<td>VERW r/m16</td>
<td>486 386 286</td>
<td>Set ZF=1 if segment can be written</td>
</tr>
</tbody>
</table>

The two-byte register or memory operand of VERR and VERW contains the value of a selector. VERR and VERW determine whether the segment denoted by the selector is reachable from the current privilege level and whether the segment is readable (VERR) or writable (VERW). If the segment is accessible, the zero flag is set to 1; if the segment is not accessible, the zero flag is set to 0. To set ZF, the following conditions must be met:
- The selector must denote a descriptor within the bounds of the table (GDT or LDT); the selector must be "defined."
- The selector must denote the descriptor of a code or data segment (not that of a task state segment, LDT, or a gate).
- For VERR, the segment must be readable. For VERW, the segment must be a writable data segment.
- If the code segment is readable and conforming, the descriptor privilege level (DPL) can be any value for VERR. Otherwise, the DPL must be greater than or equal to (have less or the same privilege as) both the current privilege level and the selector’s RPL.

The validation performed is the same as if the segment were loaded into DS, ES, FS, or GS, and the indicated access (read or write) were performed. The zero flag receives the result of the validation. The selector’s value cannot result in a protection exception, enabling the software to anticipate possible segment access problems.

---

**WAIT**

Wait until BUSY# pin is inactive (HIGH)

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9B</td>
<td>WAIT</td>
<td>1-3</td>
<td>6 3 3 4+5n Wait until BUSY pin is inactive (HIGH)</td>
</tr>
</tbody>
</table>

WAIT suspends execution of CPU instructions until the BUSY# pin is inactive (high). The BUSY# pin is driven by the 80x87 numeric processor extension.

---

**WBINVD**

Write-back and Invalidate cache

i486 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clock</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 09</td>
<td>WBINVD</td>
<td>5</td>
<td>Write-back and invalidate entire cache</td>
</tr>
</tbody>
</table>

The internal cache is flushed, and a special-function bus cycle is issued which indicates that the external cache should write-back its contents to main memory. Another special-function bus cycle follows, directing the external cache to flush itself.

Note: This instruction is implementation-dependent; its function might be implemented differently on future Intel processors. It is the responsi-
bility of the hardware to respond to the external cache write-back and flush indications.

WRMSR Write to Model Specific Register
Pentium processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 30</td>
<td>WRMSR</td>
<td>Pentium 30-45</td>
<td>Write the value in EDX:EAX to Model Specific Register indicated by ECX.</td>
</tr>
</tbody>
</table>

The value in ECX specifies one of the 64-bit Model Specific Registers of the Pentium processor. The contents of EDX:EAX is copied into that Model Specific Register. The high-order 32 bits are copied from EDX and the low-order 32 bits are copied from EAX.

The following values are used to select model specific registers on the Pentium processor:

<table>
<thead>
<tr>
<th>Value (in Hex)</th>
<th>Register Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h</td>
<td>Machine Check Address</td>
<td>Stores address of cycle causing the exception.</td>
</tr>
<tr>
<td>01h</td>
<td>Machine Check Type</td>
<td>Stores cycle type of cycle causing the exception.</td>
</tr>
</tbody>
</table>

Other values used to perform cache, TLB and BTB testing and performance monitoring, are available under a non-disclosure agreement from Intel.

Protected mode exceptions: #GP(0) if either the current privilege level is not 0 or the value in ECX does not specify a Model-Specific Register that is implemented in the Pentium processor.

Real mode exceptions: #GP if the value in ECX does not specify a Model-Specific Register that is implemented in the Pentium processor.

Virtual 8086 mode exceptions: #GP(0) if instruction execution is attempted.

Notes: This instruction must be executed at privilege level 0 or in real-address mode; otherwise a protection exception will be generated.

Always set undefined or reserved bits to the value previously read.

WRMSR is used to write the content of Model-Specific Registers that control functions for testability, execution tracing, performance monitoring.
and machine check errors. Refer to the Pentium Processor Data Book for more information or contact Intel.

The values 3h, 0Fh, and values above 13h are reserved. Do not execute WRMSR with reserved values in ECX.

XADD

Exchange and add

i486 processors and greater

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clock</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F C0r</td>
<td>XADD r/m8,r8</td>
<td>3/4</td>
<td>Exchange byte register and r/m byte; load sum into r/m byte.</td>
</tr>
<tr>
<td>0F C1r</td>
<td>XADD r/m16,r16</td>
<td>3/4</td>
<td>Exchange word register and r/m word; load sum into r/m word.</td>
</tr>
<tr>
<td>0F C1r</td>
<td>XADD r/m32,r32</td>
<td>3/4</td>
<td>Exchange dword register and r/m dword; load sum into r/m dword.</td>
</tr>
</tbody>
</table>

The XADD instruction loads DEST into SRC, and then loads the sum of DEST and the original value of SRC into DEST.

DEST is the destination operand; SRC is the source operand.

Protected mode exceptions: #GP(0) if the result is in a nonwritable segment; #GP(0) for an illegal memory operand effective address in the CS, DS, ES, FS, or GS segments; #SS(0) for an illegal address in the SS segment; #PF (fault code) for a page fault; #NM if either EM or TS in CR0 is set; #AC for an unaligned memory reference if the current privilege level is 3.

Real address mode exceptions: interrupt 13 if any part of the operand would lie outside the effective address space from 0 to 0FFFFh.

Virtual 8086 mode exceptions: same exception as in real-address mode; same #PF and #AC exceptions as in protected mode.

XCHG

Exchange memory/register with register

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>86 r</td>
<td>XCHG r/m8,r8</td>
<td>3/5</td>
<td>Exchange byte register with EA byte</td>
</tr>
<tr>
<td>86 r</td>
<td>XCHG r8,r/m8</td>
<td>3/5</td>
<td>Exchange byte with EA byte register</td>
</tr>
<tr>
<td>87 r</td>
<td>XCHG r/m16,r16</td>
<td>3/5</td>
<td>Exchange word register with EA word</td>
</tr>
<tr>
<td>87 r</td>
<td>XCHG r16,r/m16</td>
<td>3/5</td>
<td>Exchange word register with EA word</td>
</tr>
<tr>
<td>87 r</td>
<td>XCHG r/m32,r32</td>
<td>3/5</td>
<td>Exchange dword register with EA dword</td>
</tr>
<tr>
<td>87 r</td>
<td>XCHG r32,r/m32</td>
<td>3/5</td>
<td>Exchange dword register with EA dword</td>
</tr>
<tr>
<td>90+ r</td>
<td>XCHG AX,r16</td>
<td>3</td>
<td>Exchange word register with AX</td>
</tr>
</tbody>
</table>
XCHG exchanges two operands. The operands can be in either order. If a memory operand is involved, BUS LOCK is asserted for the duration of the exchange, regardless of the presence or absence of the LOCK prefix or of the value of the IOPL.

**XLAT** Table look-up translation

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>XLAT m8</td>
<td>4 5 5 11</td>
<td>Set AL to memory byte DS:[(E)BX + unsigned AL]</td>
</tr>
<tr>
<td>D7</td>
<td>XLATB</td>
<td>4 5 5 11</td>
<td>Set AL to memory byte DS:[(E)BX + unsigned AL]</td>
</tr>
</tbody>
</table>

XLAT changes the AL register from the table index to the table entry. AL should be the unsigned index into a table addressed by DS:BX (for an address-size attribute of 16 bits) or DS:EBX (for an address-size attribute of 32 bits).

The operand to XLAT allows for the possibility of a segment override. XLAT uses the contents of BX even if they differ from the offset of the operand. The offset of the operand should have been moved into BX/EBX with a previous instruction.

The noOperand form, XLATB, can be used if the BX/EBX table will always reside in the DS segment.

**XOR** Logical exclusive OR

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>34 ib</td>
<td>XOR AL,imm8</td>
<td>1 2 3 4</td>
<td>Exclusive-OR immediate byte to AL</td>
</tr>
<tr>
<td>35 iw</td>
<td>XOR AX,imm16</td>
<td>1 2 3 4</td>
<td>Exclusive-OR immediate word to AX</td>
</tr>
<tr>
<td>35 id</td>
<td>XOR EAX,imm32</td>
<td>1 2</td>
<td>Exclusive-OR immediate dword to EAX</td>
</tr>
<tr>
<td>80 /6 ib</td>
<td>XOR r/m8,imm8</td>
<td>1/3 2/7 3/7 4/17+EA</td>
<td>Exclusive-OR immediate byte to r/m byte</td>
</tr>
<tr>
<td>81 /6 iw</td>
<td>XOR r/m16,imm16</td>
<td>1/3 2/7 3/7 4/17+EA</td>
<td>Exclusive-OR immediate word to r/m word</td>
</tr>
<tr>
<td>81 /6 id</td>
<td>XOR r/m32,imm32</td>
<td>1/3 2/7</td>
<td>Exclusive-OR immediate dword to r/m dword</td>
</tr>
<tr>
<td>83 /6 ib</td>
<td>XOR r/m16,imm8</td>
<td>1/3 2/7</td>
<td>XOR sign-extended immediate byte to r/m word</td>
</tr>
</tbody>
</table>

* * *?

**PART 4, Processor instructions**
XOR computes the exclusive OR of the two operands. Each bit of the result is 1 if the corresponding bits of the operands are different; each bit is 0 if the corresponding bits are the same. The answer replaces the first operand.

The optimized form of XOR is FLIPFLAG (see Part 3).

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Clocks</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>83 /6</td>
<td>XOR r/m32,imm8</td>
<td>486</td>
<td>XOR sign-extended immediate byte to r/m dword</td>
</tr>
<tr>
<td></td>
<td></td>
<td>386</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>386</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>86</td>
<td></td>
</tr>
<tr>
<td>30 /t</td>
<td>XOR r/m,8</td>
<td>1/3</td>
<td>Exclusive-OR byte register to r/m byte</td>
</tr>
<tr>
<td>31 /t</td>
<td>XOR r/m16,r16</td>
<td>1/3</td>
<td>Exclusive-OR word register into r/m word</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2/6</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2/7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3/16+EA</td>
<td></td>
</tr>
<tr>
<td>31 /t</td>
<td>XOR r/m32,r32</td>
<td>1/3</td>
<td>Exclusive-OR dword register to r/m dword</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2/6</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2/7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3/16+EA</td>
<td></td>
</tr>
<tr>
<td>32 /t</td>
<td>XOR r8,r/m8</td>
<td>1/2</td>
<td>Exclusive-OR r/m byte to byte register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2/7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2/7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3/9+EA</td>
<td></td>
</tr>
<tr>
<td>33 /t</td>
<td>XOR r16,r/m16</td>
<td>1/2</td>
<td>Exclusive-OR r/m word to word register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2/7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2/7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3/9+EA</td>
<td></td>
</tr>
<tr>
<td>33 /t</td>
<td>XOR r32,r/m32</td>
<td>1/2</td>
<td>Exclusive-OR to r/m dword to dword register</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2/7</td>
<td></td>
</tr>
</tbody>
</table>
Coprocessor instructions
This part lists the 80x87 instructions in alphabetical order.

There is one entry for each combination of operand types that can be coded with the mnemonic. The following table explains the operand identifiers used in this section:

<table>
<thead>
<tr>
<th>Identifier</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST</td>
<td>Stack top; the register currently at the top of the stack.</td>
</tr>
<tr>
<td>ST(1)</td>
<td>A register in the stack $i(0\leq i\leq 7)$ stack elements from the top. ST(1) is the next-on-stack register, ST(2) is below ST(1), etc.</td>
</tr>
<tr>
<td>m32real</td>
<td>A short real (32 bits) number in memory.</td>
</tr>
<tr>
<td>m64real</td>
<td>A long real (64 bits) number in memory.</td>
</tr>
<tr>
<td>m80real</td>
<td>A temporary real (80 bits) number in memory.</td>
</tr>
<tr>
<td>m80dec</td>
<td>A packed decimal integer (18 digits, 10 bytes) in memory.</td>
</tr>
<tr>
<td>m16int</td>
<td>A word binary integer (16 bits) in memory.</td>
</tr>
<tr>
<td>m32int</td>
<td>A short binary integer (32 bits) in memory.</td>
</tr>
<tr>
<td>m64int</td>
<td>A long binary integer (64 bits) in memory.</td>
</tr>
<tr>
<td>mxxbyte</td>
<td>A memory area $xx$ bytes long.</td>
</tr>
</tbody>
</table>

Here is a summary of the possible exceptions each instruction can cause:

- IS = invalid operand due to stack overflow/underflow
- I = invalid operand due to other cause
- D = denormal operand
- Z = zero-divide
- O = Overflow
- U = Underflow
- P = Inexact result (precision)
**F2XM1**

Compute $2^x - 1$

Exceptions: P, U, D, I, IS

F2XM1 (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>87</td>
</tr>
<tr>
<td></td>
<td>287</td>
</tr>
<tr>
<td></td>
<td>387</td>
</tr>
<tr>
<td></td>
<td>486</td>
</tr>
<tr>
<td></td>
<td>586</td>
</tr>
</tbody>
</table>

D9 F0 F2XM1

---

**FABS**

Absolute value

Exceptions: IS

FABS (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>87</td>
</tr>
<tr>
<td></td>
<td>287</td>
</tr>
<tr>
<td></td>
<td>387</td>
</tr>
<tr>
<td></td>
<td>486</td>
</tr>
</tbody>
</table>

No operands 10-17 10-17 22 3 2 FABS

---

**FADD**

Add real

Exceptions: I, D, O, U, P, IS

FADD destination, source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST,ST(i)</td>
<td>70-100</td>
<td>23-34</td>
<td>10(8-20) 2</td>
</tr>
<tr>
<td>ST(i),ST</td>
<td>90-120+EA</td>
<td>24-32</td>
<td>10(8-20) 2-4</td>
</tr>
<tr>
<td>short real</td>
<td>95-125+EA</td>
<td>29-37</td>
<td>10(8-20) 2-4</td>
</tr>
</tbody>
</table>

---

**FADDP**

Add real and pop

Exceptions: I, D, O, U, P, IS

FADDP destination, source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(i),ST</td>
<td>75-105</td>
<td>23-34</td>
<td>10(8-20) 2</td>
</tr>
</tbody>
</table>

---

_PART 5, Coprocessor instructions_
### FBLD

**Packed decimal (BCD) load**

Exceptions: I

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Packed decimal</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
</tbody>
</table>

### FBSTP

**Packed decimal (BCD) store and pop**

Exceptions: I

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Packed decimal</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
</tbody>
</table>

### FCHS

**Change sign**

Exceptions: I

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
</tbody>
</table>

### FCLEX / FNCLEX

**Clear exceptions**

Exceptions: None

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
</tbody>
</table>
### FCOM

**Compare real**

Exceptions: I, D

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>//ST(i)</td>
<td>40-50</td>
<td>40-50</td>
<td>4</td>
</tr>
<tr>
<td>short real</td>
<td>60-70+EA</td>
<td>60-70</td>
<td>4</td>
</tr>
<tr>
<td>long real</td>
<td>60-75+EA</td>
<td>60-75</td>
<td>4</td>
</tr>
</tbody>
</table>

### FCOMP

**Compare real and pop**

Exceptions: I, D

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>//ST(i)</td>
<td>40-50</td>
<td>40-50</td>
<td>4</td>
</tr>
<tr>
<td>short real</td>
<td>60-70+EA</td>
<td>60-70</td>
<td>4</td>
</tr>
<tr>
<td>long real</td>
<td>60-75+EA</td>
<td>60-75</td>
<td>4</td>
</tr>
</tbody>
</table>

### FCOMPP

**Compare real and pop twice**

Exceptions: I, D

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>45-55</td>
<td>5</td>
<td>2</td>
</tr>
</tbody>
</table>

### FCOS

**Cosine of ST(0)**

80387 and greater

Exceptions: IS, I, D, U, P

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>123-772*</td>
<td>241(193-279)</td>
<td>2</td>
</tr>
</tbody>
</table>

*These timings hold for operands in the range \(|x| / 4. For operands not in this range, up to 76 additional clocks may be needed to reduce the operand.
### FDECSTP
Decrement stack pointer

Exceptions: None

FDECSTP (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td></td>
<td>6-12</td>
<td>6-12</td>
<td>22</td>
</tr>
</tbody>
</table>

### FDISI
Disable interrupts

Exceptions: None

FDISI (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks: Typical Range</th>
<th>Operand word transfers</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>5</td>
<td>2-8</td>
<td>0</td>
<td>2</td>
</tr>
</tbody>
</table>

### FDIV
Divide real

Exceptions: I, D, Z, O, U, P

FDIV //source/destination, source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>//ST(),ST</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td>short real</td>
<td>193-203</td>
<td>193-203</td>
<td>88-91</td>
</tr>
<tr>
<td>long real</td>
<td>220-230</td>
<td>220-230</td>
<td>94</td>
</tr>
<tr>
<td>//ST,ST(i)</td>
<td>215-225</td>
<td>215-225</td>
<td>89</td>
</tr>
</tbody>
</table>

### FDIVP
Divide real and pop

Exceptions: I, D, Z, O, U, P

FDIVP destination, source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>//ST(),ST</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td>//ST,ST(4)</td>
<td>197-207</td>
<td>198-209</td>
<td>88-91</td>
</tr>
</tbody>
</table>
### FDIVR

**Divide real reversed**

Exceptions: I, D, Z, O, U, P

FDIVR //source/destination, source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(i),ST</td>
<td>194-204</td>
<td>88-91</td>
<td>73</td>
</tr>
<tr>
<td>ST(i),ST</td>
<td>198-208</td>
<td>73</td>
<td>2-4</td>
</tr>
<tr>
<td>short real</td>
<td>216-226+EA</td>
<td>89</td>
<td>73</td>
</tr>
<tr>
<td>long real</td>
<td>221-231+EA</td>
<td>94</td>
<td>73</td>
</tr>
</tbody>
</table>

### FDIVRP

**Divide real reversed and pop**

Exceptions: I, D, Z, O, U, P

FDIVRP destination, source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(i),ST</td>
<td>198-208</td>
<td>73</td>
<td>2-4</td>
</tr>
</tbody>
</table>

### FENI

Enable interrupts

8087 only

Exceptions: None

FENI (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clock</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>(no operands)</td>
<td>5(2-8)</td>
<td>2</td>
<td>FNENI</td>
</tr>
</tbody>
</table>

### FFREE

Free register

Exceptions: None

FFREE destination

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(i)</td>
<td>9-16</td>
<td>3</td>
<td>FFREE ST(1)</td>
</tr>
</tbody>
</table>
### FIADD

**Integer add**

Exceptions: I, D, O, P

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>word integer</td>
<td>102-137+EA</td>
<td>71-85</td>
<td>22.5(19-32) 2-4 FIADD DISTANCE_TRAVELLED</td>
</tr>
<tr>
<td>short integer</td>
<td>108-143+EA</td>
<td>57-72</td>
<td>24(20-35) 2-4 FIADD PULSE_COUNT [SI]</td>
</tr>
</tbody>
</table>

### FICOM

**Integer compare**

Exceptions: I, D

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>word integer</td>
<td>72-86+EA</td>
<td>71-75</td>
<td>18(16-20) 2-4 FICOM TOOL.N_PASSES</td>
</tr>
<tr>
<td>short integer</td>
<td>78-91+EA</td>
<td>56-63</td>
<td>16.5(15-17) 2-4 FICOM [BP+4].PARM_COUNT</td>
</tr>
</tbody>
</table>

### FICOMP

**Integer compare and pop**

Exceptions: I, D

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>word integer</td>
<td>74-88+EA</td>
<td>74-88</td>
<td>18(16-20) 2-4 FICOMP [BP].LIMIT [SI]</td>
</tr>
<tr>
<td>short integer</td>
<td>80-93+EA</td>
<td>56-63</td>
<td>16.5(15-17) 2-4 FICOMP N_SAMPLES</td>
</tr>
</tbody>
</table>

### FIDIV

**Integer divide**

Exceptions: I, D, Z, O, U, P

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>word integer</td>
<td>224-238+EA</td>
<td>136-140</td>
<td>73 2-4 FIDIV SURVEY.OBSERVATIONS</td>
</tr>
<tr>
<td>short integer</td>
<td>230-243+EA</td>
<td>120-127</td>
<td>73 2-4 FIDIV RELATIVE_ANGLE [DI]</td>
</tr>
</tbody>
</table>
**FIDIVR**

Integer divide reversed

Exceptions: I, D, Z, O, U, P

FIDIVR source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>87</td>
<td>287 387</td>
<td>486</td>
</tr>
<tr>
<td>word integer</td>
<td>225-239+EA</td>
<td>224-238 135-141</td>
<td>73</td>
</tr>
<tr>
<td>short integer</td>
<td>231-245+EA</td>
<td>230-243 121-128</td>
<td>73</td>
</tr>
</tbody>
</table>

**FILD**

Integer load

Exceptions: I

FILD source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>87</td>
<td>287 387</td>
<td>486</td>
</tr>
<tr>
<td>word integer</td>
<td>46-54+EA</td>
<td>46-54 61-65</td>
<td>11.5(9-12)</td>
</tr>
<tr>
<td>short integer</td>
<td>52-60+EA</td>
<td>52-60 45-52</td>
<td>14.5(13-16)</td>
</tr>
<tr>
<td>long integer</td>
<td>60-68+EA</td>
<td>60-68 56-67</td>
<td>16.8(10-18)</td>
</tr>
</tbody>
</table>

**FIMUL**

Integer multiply

Exceptions: I, D, O, P

FIMUL source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>87</td>
<td>287 387</td>
<td>486</td>
</tr>
<tr>
<td>word integer</td>
<td>124-138+EA</td>
<td>124-138 76-87</td>
<td>0</td>
</tr>
<tr>
<td>short integer</td>
<td>130-144+EA</td>
<td>130-144 61-62</td>
<td>0</td>
</tr>
</tbody>
</table>

**FINCSTP**

Increment stack pointer

Exceptions: None

FINCSTP (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>87</td>
<td>287 387</td>
<td>486</td>
</tr>
<tr>
<td>No operands</td>
<td>6-12</td>
<td>6-12 21</td>
<td>3 2</td>
</tr>
</tbody>
</table>

PART 5, Coprocessor instructions
**FINIT**

Initialize processor

Exceptions: None

FINIT/FNINIT (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td></td>
<td>2-8</td>
<td>2-8</td>
<td>33</td>
</tr>
</tbody>
</table>

**FIST**

Integer store

Exceptions: I, P

FIST destination

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>word integer</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td></td>
<td>80-90+EA</td>
<td>80-90</td>
<td>82-95</td>
</tr>
<tr>
<td>short integer</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td></td>
<td>82-92+EA</td>
<td>82-92</td>
<td>79-93</td>
</tr>
</tbody>
</table>

**FISTP**

Integer store and pop

Exceptions: I, P

FISTP destination

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>word integer</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td></td>
<td>82-92+EA</td>
<td>82-92</td>
<td>82-95</td>
</tr>
<tr>
<td>short integer</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td></td>
<td>84-94+EA</td>
<td>84-94</td>
<td>79-93</td>
</tr>
<tr>
<td>long integer</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td></td>
<td>94-105+EA</td>
<td>94-105</td>
<td>80-97</td>
</tr>
</tbody>
</table>

**FISUB**

Integer subtract

Exceptions: I, D, O, P

FISUB source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>word integer</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td></td>
<td>102-137+EA</td>
<td>102-137</td>
<td>71-83</td>
</tr>
<tr>
<td>short integer</td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td></td>
<td>108-143+EA</td>
<td>108-143</td>
<td>57-82</td>
</tr>
</tbody>
</table>
### FISUBR

**Integer subtract reversed**

Exceptions: I, D, O, P

**FISUBR source**

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>word integer</td>
<td>103-139+EA</td>
<td>102-137</td>
<td>22.5(19-32) FISUBR FLOOR [BX][SI]</td>
</tr>
<tr>
<td>short integer</td>
<td>109-144+EA</td>
<td>108-143</td>
<td>24(20-35) FISUBR BALANCE</td>
</tr>
</tbody>
</table>

### FLD

**Load real**

Exceptions: I, D

**FLD source**

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(i)</td>
<td>17-22</td>
<td>17-22</td>
<td>2 FLD ST(i)</td>
</tr>
<tr>
<td>short real</td>
<td>38-56+EA</td>
<td>38-56</td>
<td>2-4 FLD READING [SI],PRESSURE</td>
</tr>
<tr>
<td>long real</td>
<td>40-60+EA</td>
<td>40-60</td>
<td>2-4 FLD [BP],TEMPERATURE</td>
</tr>
<tr>
<td>Temp real</td>
<td>53-65+EA</td>
<td>53-65</td>
<td>2-4 FLD SAVEREADING</td>
</tr>
</tbody>
</table>

### FLDCW

**Load control word**

Exceptions: None

**FLDCW source**

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 bytes</td>
<td>7-14+EA</td>
<td>7-14</td>
<td>2-4 FLDCW CONTROL_WORD</td>
</tr>
</tbody>
</table>

### FLDENV

**Load environment**

Exceptions: None

**FLDENV source**

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>14 bytes</td>
<td>35-45+EA</td>
<td>35-45</td>
<td>44 real or virtual 34 protected</td>
</tr>
</tbody>
</table>

*PART 5, Coprocessor instructions* 143
### FLDLG2

**Load \( \log_{10}2 \)**

Exceptions: I

FLDLG2 (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87 287 387 486</td>
<td>18-24 18-24 41 8 2</td>
<td>FLDLG2</td>
</tr>
</tbody>
</table>

### FLDLN2

**Load \( \log_2 2 \)**

Exceptions: I

FLDLN2 (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87 287 387 486</td>
<td>17-23 17-23 41 8 2</td>
<td>FLDLN2</td>
</tr>
</tbody>
</table>

### FLDL2E

**Load \( \log_2 e \)**

Exceptions: I

FLDL2E (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87 287 387 486</td>
<td>15-21 15-21 40 8 2</td>
<td>FLDL2E</td>
</tr>
</tbody>
</table>

### FLDL2T

**Load \( \log_2 10 \)**

Exceptions: I

FLDL2T (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87 287 387 486</td>
<td>16-22 16-22 40 8 2</td>
<td>FLDL2T</td>
</tr>
</tbody>
</table>
**FLDPI**  
Load P (pi)

Exceptions: I

FLDPI (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87  287  387  486</td>
<td>16-22  40  8  2</td>
<td>FLDPI</td>
</tr>
</tbody>
</table>

**FLDZ**  
Load +0.0

Exceptions: I

FLDZ (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87  287  387  486</td>
<td>11-17  20  4  2</td>
<td>FLDZ</td>
</tr>
</tbody>
</table>

**FLD1**  
Load +1.0

Exceptions: I

FLD1 (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87  287  387  486</td>
<td>15-21  24  4  2</td>
<td>FLD1</td>
</tr>
</tbody>
</table>

**FMUL**  
Multiply real

Exceptions: I, D, O, U, P

FMUL / /source/destination,source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>//ST(i),ST/ST, 90-105,ST(1)*</td>
<td>87  287  387  486</td>
<td>90-105  90-145  29-57  16  2</td>
<td>FMUL ST,ST(3)</td>
</tr>
<tr>
<td>//ST(i),ST/ST, ST,ST(1)</td>
<td>130-145  90-145  29-57  16  2</td>
<td>FMUL ST,ST(3)</td>
<td></td>
</tr>
<tr>
<td>short real</td>
<td>110-125+EA  110-125  27-35  11  2-4</td>
<td>FMUL SPEED_FACTOR</td>
<td></td>
</tr>
<tr>
<td>long real*</td>
<td>112-126+EA  112-168  32-57  14  2-4</td>
<td>FMUL [BP].HEIGHT</td>
<td></td>
</tr>
<tr>
<td>long real</td>
<td>154-168+EA  112-168  32-57  14  2-4</td>
<td>FMUL [BP].HEIGHT</td>
<td></td>
</tr>
</tbody>
</table>

*Occurs when one or both operands is "short"—it has 40 trailing zeros in its fraction (for example, it was loaded from a short-real memory operand).
FMULP

Multiply real and pop

Exceptions: I, D, O, U, P

FMULP destination, source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(i),ST*</td>
<td>94-108</td>
<td>198-208</td>
<td>2</td>
</tr>
<tr>
<td>ST(i),ST</td>
<td>134-148</td>
<td>198-208</td>
<td>16</td>
</tr>
</tbody>
</table>

*Occurs when one or both operands is "short"--it has 40 trailing zeros in its fraction (for example, it was loaded from a short-real memory operand).

FNOP

No operation

Exceptions: None

FNOP (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>10-16</td>
<td>12</td>
<td>2</td>
</tr>
</tbody>
</table>

FPATAN

Partial arctangent

Exceptions: U, P (operands not checked)

FPATAN (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>250-800</td>
<td>5(2-17)</td>
<td>2</td>
</tr>
</tbody>
</table>

FPREM

Partial remainder

Exceptions: I, D, U

FPREM (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>15-190</td>
<td>2(2-8)</td>
<td>2</td>
</tr>
</tbody>
</table>
### FPREM1

Partial remainder

80387 and greater

Exceptions: I, D, U

FPREM (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td>No operands</td>
<td>95-185</td>
<td>94.5(72-167)</td>
<td>2</td>
</tr>
</tbody>
</table>

### FPTAN

Partial tangent

Exceptions: I, P (operands not checked)

FPTAN (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td>No operands</td>
<td>30-540</td>
<td>191-573</td>
<td>244(200-273)</td>
</tr>
</tbody>
</table>

### FRNDINT

Round to integer

Exceptions: I, P

FRNDINT (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td>No operands</td>
<td>16-50</td>
<td>66-80</td>
<td>29.1(21-30)</td>
</tr>
</tbody>
</table>

### FRSTOR

Restore saved state

Exceptions: None

FRSTOR source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td>94 bytes</td>
<td>197-207+EA</td>
<td>205-215</td>
<td>306</td>
</tr>
<tr>
<td></td>
<td>120 protected</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: The 80287 execution clock count for this instruction is not meaningful in determining overall instruction execution time. For typical frequency ratios of the 80286 and 80287 clocks, 80287 execution occurs in parallel with the operand transfers. The operand transfers determine the overall execution time of the instructions. For 80286:80287 clock frequency ratios of 4:8, 1:1, and 8:5, the overall execution clock count for this instruction is estimated at 490, 302, and 227 80287 clocks, respectively.
**FSAVE**

**Save state**

Exceptions: None

**FSAVE/FNSAVE destination**

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>94 bytes</td>
<td>197-207+EA</td>
<td>387-376</td>
<td>2-4</td>
</tr>
</tbody>
</table>

Note: The 80287 execution clock count for this instruction is not meaningful in determining overall instruction execution time. For typical frequency ratios of the 80286 and 80287 clocks, 80287 execution occurs in parallel with the operand transfers. The operand transfers determine the overall execution time of the instruction. For 80286:80287 clock frequency ratios of 4:8, 1:1, and 8:5, the overall execution clock count for this instruction is estimated at 376, 233, and 174 80287 clocks, respectively.

**FSCALE**

**Scale**

Exceptions: I, O, U

**FSCALE (no operands)**

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>32-38</td>
<td>387</td>
<td>2</td>
</tr>
</tbody>
</table>

**FSETPM**

**Set protected mode**

Exceptions: None

**FSETPM (no operands)**

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clock</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>2</td>
<td>2</td>
<td>FSETPM</td>
</tr>
</tbody>
</table>

**FSIN**

**Sine of ST(0)**

80387 and greater

Exceptions: IS, I, D, U, P

**FSIN**

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>122-771*</td>
<td>486</td>
<td>FSIN</td>
</tr>
</tbody>
</table>

*These timings hold for operands in the range |x| /=4. For operands not in this range, up to 76 additional clocks may be needed to reduce the operand.
**FSINCOS**  
Sine and cosine of ST(0)  
80387 and greater  
Exceptions: IS, I, D, U, P

**Operands** | **Execution clocks** | **Code bytes** | **Example**
---|---|---|---
No operands | 194-809* | 291(243-329) | 2 | FSINCOS

*These timings hold for operands in the range |x| /4. For operands not in this range, up to 76 additional clocks may be needed to reduce the operand.

**FSQRT**  
Square root  
Exceptions: I, D, P

**FSQRT (no operands)**  
**Operands** | **Execution clocks** | **Code bytes** | **Example**
---|---|---|---
No operands | 180-186 | 122-129 | 85.5(83-87) | 2 | FSQRT

**FST**  
Store real  
Exceptions: I, O, U, P

**FST destination**  
**Operands** | **Execution clocks** | **Code bytes** | **Example**
---|---|---|---
ST(i) | 15-22 | 15-22 | 11 | 3 | 2 | FST ST(3)
short real | 84-90+EA | 84-90 | 44 | 7 | 2-4 | FST CORRELATION [DI]
long real | 96-104+EA86-104 | 45 | 8 | 2-4 | FST MEAN_READING

**FSTCW FNSTCW**  
Store control word  
Exceptions: None

**FSTCW destination**  
**Operands** | **Execution clocks** | **Code bytes** | **Example**
---|---|---|---
2 bytes | 12-18+EA | 12-18 | 15 | 2-4 | FSTCW SAVE_CONTROL

*PART 5, Coprocessor instructions*  
149
### FSTENV
#### Store environment

Exceptions: None

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>14 bytes</td>
<td>87</td>
<td>287</td>
<td>103-104</td>
</tr>
<tr>
<td></td>
<td>40-50+EA</td>
<td>40-50</td>
<td>2-4 FSTENV [BP]</td>
</tr>
</tbody>
</table>

### FSTP
#### Store real and pop

Exceptions: I, O, U, P

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(i)</td>
<td>87</td>
<td>287</td>
<td>12 3 2</td>
</tr>
<tr>
<td>short real</td>
<td>86-92+EA</td>
<td>86-92</td>
<td>44 7 2-4</td>
</tr>
<tr>
<td>long real</td>
<td>98-106+EA</td>
<td>98-106</td>
<td>45 8 2-4</td>
</tr>
<tr>
<td>Temp real</td>
<td>52-58+EA</td>
<td>52-58</td>
<td>53 6 2-4</td>
</tr>
<tr>
<td></td>
<td>17-24</td>
<td>17-24</td>
<td>FSTP [BX], ADJUSTED_RPM</td>
</tr>
<tr>
<td></td>
<td>86-92+EA</td>
<td>86-92</td>
<td>FSTP TOTAL_DOSAGE</td>
</tr>
<tr>
<td></td>
<td>98-106+EA</td>
<td>98-106</td>
<td>FSTP TOTAL_DOSAGE</td>
</tr>
<tr>
<td></td>
<td>52-58+EA</td>
<td>52-58</td>
<td>FSTP REG_SAVE [SI]</td>
</tr>
</tbody>
</table>

### FSTSW
#### Store status word

Exceptions: None

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 bytes</td>
<td>87</td>
<td>287</td>
<td>12 3 2</td>
</tr>
<tr>
<td></td>
<td>12-18+EA</td>
<td>12-18</td>
<td>15 3 2</td>
</tr>
<tr>
<td></td>
<td>12-18+EA</td>
<td>12-18</td>
<td>FSTSW SAVE_STATUS</td>
</tr>
</tbody>
</table>

### FNSTSW

### FSTSW AX
#### Store status word to AX

Exceptions: None

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>AX</td>
<td>87</td>
<td>287</td>
<td>10-16 3 2</td>
</tr>
<tr>
<td></td>
<td>13</td>
<td>13</td>
<td>FSTSW AX</td>
</tr>
</tbody>
</table>

150 Turbo Assembler Quick Reference Guide
**FSUB**

Subtract real

Exceptions: I, D, O, U, P

FSUB //source/destination, source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(0),ST</td>
<td>70-100</td>
<td>70-100</td>
<td>7(5-17) 2</td>
</tr>
<tr>
<td>short real</td>
<td>90-120+EA</td>
<td>90-120</td>
<td>7(5-17) 2-4</td>
</tr>
<tr>
<td>long real</td>
<td>95-125+EA</td>
<td>95-125</td>
<td>7(5-17) 2-4</td>
</tr>
</tbody>
</table>

**FSUBP**

Subtract real and pop

Exceptions: I, D, O, U, P

FSUBP destination, source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(0),ST</td>
<td>75-105</td>
<td>75-105</td>
<td>7(5-17) 2</td>
</tr>
</tbody>
</table>

**FSUBR**

Subtract real reversed

Exceptions: I, D, O, U, P

FSUBR //source/destination, source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(0),ST</td>
<td>70-100</td>
<td>70-100</td>
<td>7(5-17) 2</td>
</tr>
<tr>
<td>short real</td>
<td>90-120+EA</td>
<td>90-120</td>
<td>7(5-17) 2-4</td>
</tr>
<tr>
<td>long real</td>
<td>95-125+EA</td>
<td>95-125</td>
<td>7(5-17) 2-4</td>
</tr>
</tbody>
</table>

**FSUBRP**

Subtract real reversed and pop

Exceptions: I, D, O, U, P

FSUBRP destination, source

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(0),ST</td>
<td>75-105</td>
<td>75-105</td>
<td>7(5-17) 2</td>
</tr>
</tbody>
</table>
### FTST
Test stack top against +0.0

Exceptions: I, D

FTST (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>38-48</td>
<td>28</td>
<td>4</td>
</tr>
</tbody>
</table>

### FUCOM
Unordered compare
80387 and greater

Exceptions: IS, I, D

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>//ST(i)</td>
<td>387</td>
<td>486</td>
<td>2</td>
</tr>
</tbody>
</table>

### FUCOMP
Unordered compare
80387 and greater

Exceptions: IS, I, D

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>//ST(i)</td>
<td>387</td>
<td>486</td>
<td>2</td>
</tr>
</tbody>
</table>

### FUCOMPP
Unordered compare
80387 and greater

Exceptions: IS, I, D

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>387</td>
<td>486</td>
<td>2</td>
</tr>
</tbody>
</table>

### FWAIT
Wait

Exceptions: None (CPU instruction)

FWAIT (no operands)
<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>387 486</td>
<td>1</td>
<td>FWAIT</td>
</tr>
</tbody>
</table>

*\( n \) = number of time CPU examines BUSY line before 80287 completes execution of previous instruction.

### FXAM

**Examine stack top**

Exceptions: None

**FXAM (no operands)**

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87 287 387 486</td>
<td>12-23 30-38 8 2</td>
<td>FXAM</td>
</tr>
</tbody>
</table>

### FXCH

**Exchange registers**

Exceptions: I

**FXCH / /destination**

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>/ST(i)</td>
<td>87 287 387 486</td>
<td>10-15 18 4 2</td>
<td>FXCH ST(2)</td>
</tr>
</tbody>
</table>

### FXTRACT

**Extract exponent and significant**

Exceptions: I

**FXTRACT (no operands)**

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87 287 387 486</td>
<td>27-55 70-76 19(16-20) 2</td>
<td>FXTRACT</td>
</tr>
</tbody>
</table>

### FYL2X

**\( Y \ast \log_{2}X \)**

Exceptions: P (operands not checked)

**FYL2X (no operands)**

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>No operands</td>
<td>87 287 387 486</td>
<td>900-1100 120-538 311(196-329) 2</td>
<td>FYL2X</td>
</tr>
</tbody>
</table>
### FYL2XP1

\[ Y \times \log_2(X+1) \]

Exceptions: P (operands not checked)

FYL2XP1 (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td>No operands</td>
<td>700-1000</td>
<td>257-547</td>
<td>313(171-326)</td>
</tr>
</tbody>
</table>

### F2XM1

\[ 2^x - 1 \]

Exceptions: U, P (operands not checked)

F2XM1 (no operands)

<table>
<thead>
<tr>
<th>Operands</th>
<th>Execution clocks</th>
<th>Code bytes</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>87</td>
<td>287</td>
<td>387</td>
</tr>
<tr>
<td>No operands</td>
<td>310-630</td>
<td>211-476</td>
<td>242(140-279)</td>
</tr>
</tbody>
</table>